mirror of
https://git.code.sf.net/p/openocd/code
synced 2024-11-14 18:37:11 +00:00
e6505b0489
For historical reasons, no license information was added to the
tcl files. This makes trivial adding the SPDX tag through script:
fgrep -rL SPDX tcl/ target| while read a;do \
sed -i '1{i# SPDX-License-Identifier: GPL-2.0-or-later\n
}' $a;done
With no specific license information from the author, let's extend
the OpenOCD project license GPL-2.0-or-later to the files.
Change-Id: I7b2610300b24cccd07bfa6fb5f1266970d5d3a1b
Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-on: https://review.openocd.org/c/openocd/+/7027
Tested-by: jenkins
94 lines
2.2 KiB
INI
94 lines
2.2 KiB
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
#
|
|
# M0+ devices only have SW-DP, but swj-dp code works, just don't
|
|
# set any jtag related features
|
|
#
|
|
|
|
source [find target/swj-dp.tcl]
|
|
source [find mem_helper.tcl]
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME stm32l0
|
|
}
|
|
|
|
set _ENDIAN little
|
|
|
|
# Work-area is a space in RAM used for flash programming
|
|
# By default use 2kB (max ram on smallest part)
|
|
if { [info exists WORKAREASIZE] } {
|
|
set _WORKAREASIZE $WORKAREASIZE
|
|
} else {
|
|
set _WORKAREASIZE 0x800
|
|
}
|
|
|
|
# JTAG speed should be <= F_CPU/6.
|
|
# F_CPU after reset is ~2MHz, so use F_JTAG max = 333kHz
|
|
adapter speed 300
|
|
|
|
adapter srst delay 100
|
|
|
|
if { [info exists CPUTAPID] } {
|
|
set _CPUTAPID $CPUTAPID
|
|
} else {
|
|
# Arm, m0+, non-multidrop.
|
|
# http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka16088.html
|
|
set _CPUTAPID 0x0bc11477
|
|
}
|
|
|
|
swj_newdap $_CHIPNAME cpu -expected-id $_CPUTAPID
|
|
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
|
|
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
target create $_TARGETNAME cortex_m -endian $_ENDIAN -dap $_CHIPNAME.dap
|
|
|
|
$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
|
|
|
|
# flash size will be probed
|
|
set _FLASHNAME $_CHIPNAME.flash
|
|
flash bank $_FLASHNAME stm32lx 0x08000000 0 0 0 $_TARGETNAME
|
|
|
|
reset_config srst_nogate
|
|
|
|
if {![using_hla]} {
|
|
# if srst is not fitted use SYSRESETREQ to
|
|
# perform a soft reset
|
|
cortex_m reset_config sysresetreq
|
|
}
|
|
|
|
proc stm32l0_enable_HSI16 {} {
|
|
# Enable HSI16 as clock source
|
|
echo "STM32L0: Enabling HSI16"
|
|
|
|
# Set HSI16ON in RCC_CR (leave MSI enabled)
|
|
mmw 0x40021000 0x00000101 0
|
|
|
|
# Set HSI16 as SYSCLK (RCC_CFGR)
|
|
mmw 0x4002100c 0x00000001 0
|
|
|
|
# Wait until System clock switches to HSI16
|
|
while { ([ mrw 0x4002100c ] & 0x0c) != 0x04 } { }
|
|
|
|
# Increase speed
|
|
adapter speed 2500
|
|
}
|
|
|
|
$_TARGETNAME configure -event reset-init {
|
|
stm32l0_enable_HSI16
|
|
}
|
|
|
|
$_TARGETNAME configure -event reset-start {
|
|
adapter speed 300
|
|
}
|
|
|
|
$_TARGETNAME configure -event examine-end {
|
|
# DBGMCU_CR |= DBG_STANDBY | DBG_STOP | DBG_SLEEP
|
|
mmw 0x40015804 0x00000007 0
|
|
|
|
# Stop watchdog counters during halt
|
|
# DBGMCU_APB1_FZ |= DBG_IWDG_STOP | DBG_WWDG_STOP
|
|
mmw 0x40015808 0x00001800 0
|
|
}
|