mirror of
https://git.code.sf.net/p/openocd/code
synced 2024-11-14 18:37:11 +00:00
e5f515f990
Added support for the new Renesas RISC-V device: RZ/Five Signed-off-by: micbis <michele.bisogno.ct@renesas.com> Change-Id: Id8ba29b83528c0bfe4f9b4ed21b0151a6e853bd7 Reviewed-on: https://review.openocd.org/c/openocd/+/6974 Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com> Tested-by: jenkins
23 lines
519 B
INI
23 lines
519 B
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
# Renesas RZ/Five SoC
|
|
#
|
|
# General-purpose Microprocessors with RISC-V CPU Core (Andes AX45MP Single) (1.0 GHz)
|
|
|
|
transport select jtag
|
|
|
|
reset_config trst_and_srst srst_gates_jtag
|
|
adapter speed 4000
|
|
adapter srst delay 500
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME r9A07g043u
|
|
}
|
|
|
|
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x1000563d
|
|
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
target create $_TARGETNAME riscv -chain-position $_TARGETNAME
|