mirror of
https://git.code.sf.net/p/openocd/code
synced 2025-09-26 07:05:36 +00:00
a2d0566a93
Add configuration files for max32670, max32672 and max32675 Change-Id: I073db6294740bf46713134d75f718dfc7338156e Signed-off-by: Henrik Mau <henrik.mau@analog.com> Reviewed-on: https://review.openocd.org/c/openocd/+/8979 Tested-by: jenkins Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
37 lines
924 B
INI
37 lines
924 B
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
# maxim Integrated OpenOCD target configuration file
|
|
|
|
# reset pin configuration
|
|
reset_config none
|
|
adapter_nsrst_delay 200
|
|
adapter_nsrst_assert_width 200
|
|
|
|
# Set flash parameters
|
|
set FLASH_BASE 0x10000000
|
|
set FLASH_SIZE 0x60000
|
|
set FLC_BASE 0x40029000
|
|
set FLASH_SECTOR 0x2000
|
|
set FLASH_CLK 96
|
|
set FLASH_OPTIONS 0x01
|
|
|
|
# Use Serial Wire Debug
|
|
transport select swd
|
|
|
|
source [find target/max32xxx.cfg]
|
|
|
|
# Early revisions of the MAX3275 will disable SWD upon reset. There are reserved address locations
|
|
# in the ROM code that can be used to insert breakpoints.
|
|
# This workaround will enable SWD for affected revisions.
|
|
$_CHIPNAME.cpu configure -event reset-assert-pre {
|
|
if {$halt} {catch {bp 0x00002174 2 hw}}
|
|
}
|
|
|
|
$_CHIPNAME.cpu configure -event reset-deassert-post {
|
|
if {$halt} {
|
|
$::_CHIPNAME.cpu arp_poll
|
|
$::_CHIPNAME.cpu arp_poll
|
|
$::_CHIPNAME.cpu arp_halt
|
|
rbp 0x00002174
|
|
}
|
|
}
|