mirror of
https://git.code.sf.net/p/openocd/code
synced 2024-11-14 18:37:11 +00:00
e6505b0489
For historical reasons, no license information was added to the
tcl files. This makes trivial adding the SPDX tag through script:
fgrep -rL SPDX tcl/ target| while read a;do \
sed -i '1{i# SPDX-License-Identifier: GPL-2.0-or-later\n
}' $a;done
With no specific license information from the author, let's extend
the OpenOCD project license GPL-2.0-or-later to the files.
Change-Id: I7b2610300b24cccd07bfa6fb5f1266970d5d3a1b
Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-on: https://review.openocd.org/c/openocd/+/7027
Tested-by: jenkins
71 lines
1.8 KiB
INI
71 lines
1.8 KiB
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
# imx31 config
|
|
#
|
|
|
|
reset_config trst_and_srst srst_gates_jtag
|
|
|
|
adapter srst delay 5
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME imx31
|
|
}
|
|
|
|
if { [info exists ENDIAN] } {
|
|
set _ENDIAN $ENDIAN
|
|
} else {
|
|
set _ENDIAN little
|
|
}
|
|
|
|
if { [info exists CPUTAPID] } {
|
|
set _CPUTAPID $CPUTAPID
|
|
} else {
|
|
set _CPUTAPID 0x07b3601d
|
|
}
|
|
|
|
if { [info exists SDMATAPID] } {
|
|
set _SDMATAPID $SDMATAPID
|
|
} else {
|
|
set _SDMATAPID 0x2190101d
|
|
}
|
|
|
|
if { [info exists ETBTAPID] } {
|
|
set _ETBTAPID $ETBTAPID
|
|
} else {
|
|
set _ETBTAPID 0x2b900f0f
|
|
}
|
|
|
|
#========================================
|
|
|
|
jtag newtap $_CHIPNAME etb -irlen 4 -irmask 0xf -expected-id $_ETBTAPID
|
|
|
|
# The "SDMA" - <S>mart <DMA> controller debug tap
|
|
# Based on some IO pins - this can be disabled & removed
|
|
# See diagram: 6-14
|
|
# SIGNAL NAME:
|
|
# SJC_MOD - controls multiplexer - disables ARM1136
|
|
# SDMA_BYPASS - disables SDMA -
|
|
#
|
|
# Per ARM: DDI0211J_arm1136_r1p5_trm.pdf - the ARM 1136 as a 5 bit IR register
|
|
jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_CPUTAPID
|
|
|
|
# No IDCODE for this TAP
|
|
jtag newtap $_CHIPNAME whatchacallit -irlen 4 -ircapture 0 -irmask 0xf -expected-id 0x0
|
|
|
|
# Per section 40.17.1, table 40-85 the IR register is 4 bits
|
|
# But this conflicts with Diagram 6-13, "3bits ir and drs"
|
|
jtag newtap $_CHIPNAME smda -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_SDMATAPID
|
|
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
target create $_TARGETNAME arm11 -endian $_ENDIAN -chain-position $_TARGETNAME
|
|
|
|
|
|
proc power_restore {} { echo "Sensed power restore. No action." }
|
|
proc srst_deasserted {} { echo "Sensed nSRST deasserted. No action." }
|
|
|
|
# trace setup ... NOTE, "normal full" mode fudges the real ETMv3.1 mode
|
|
etm config $_TARGETNAME 16 normal full etb
|
|
etb config $_TARGETNAME $_CHIPNAME.etb
|