mirror of
https://git.code.sf.net/p/openocd/code
synced 2024-11-14 18:37:11 +00:00
e6505b0489
For historical reasons, no license information was added to the
tcl files. This makes trivial adding the SPDX tag through script:
fgrep -rL SPDX tcl/ target| while read a;do \
sed -i '1{i# SPDX-License-Identifier: GPL-2.0-or-later\n
}' $a;done
With no specific license information from the author, let's extend
the OpenOCD project license GPL-2.0-or-later to the files.
Change-Id: I7b2610300b24cccd07bfa6fb5f1266970d5d3a1b
Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-on: https://review.openocd.org/c/openocd/+/7027
Tested-by: jenkins
80 lines
2.1 KiB
INI
80 lines
2.1 KiB
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
#
|
|
# bluenrg-1/2 and bluenrg-lp devices support only SWD transports.
|
|
#
|
|
|
|
source [find target/swj-dp.tcl]
|
|
source [find mem_helper.tcl]
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME bluenrg-1
|
|
}
|
|
|
|
set _ENDIAN little
|
|
|
|
# Work-area is a space in RAM used for flash programming
|
|
# By default use 24kB-256bytes
|
|
if { [info exists WORKAREASIZE] } {
|
|
set _WORKAREASIZE $WORKAREASIZE
|
|
} else {
|
|
set _WORKAREASIZE 0x5F00
|
|
}
|
|
|
|
adapter speed 4000
|
|
|
|
swj_newdap $_CHIPNAME cpu -expected-id 0x0bb11477 -expected-id 0x0bc11477
|
|
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
|
|
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
set WDOG_VALUE 0
|
|
set WDOG_VALUE_SET 0
|
|
|
|
target create $_TARGETNAME cortex_m -endian $_ENDIAN -dap $_CHIPNAME.dap
|
|
|
|
$_TARGETNAME configure -work-area-phys 0x20000100 -work-area-size $_WORKAREASIZE -work-area-backup 0
|
|
|
|
# flash size will be probed
|
|
set _FLASHNAME $_CHIPNAME.flash
|
|
flash bank $_FLASHNAME bluenrg-x 0 0 0 0 $_TARGETNAME
|
|
|
|
# In BlueNRG-X reset pin is actually a shutdown (power-off), so define reset as none
|
|
reset_config none
|
|
|
|
if {![using_hla]} {
|
|
# if srst is not fitted use SYSRESETREQ to
|
|
# perform a soft reset
|
|
cortex_m reset_config sysresetreq
|
|
}
|
|
|
|
set JTAG_IDCODE_B2 0x0200A041
|
|
set JTAG_IDCODE_B1 0x0
|
|
|
|
$_TARGETNAME configure -event halted {
|
|
global WDOG_VALUE
|
|
global WDOG_VALUE_SET
|
|
set _JTAG_IDCODE [mrw 0x40000004]
|
|
if {$_JTAG_IDCODE == $JTAG_IDCODE_B2 || $_JTAG_IDCODE == $JTAG_IDCODE_B1} {
|
|
# Stop watchdog during halt, if enabled. Only Bluenrg-1/2
|
|
set WDOG_VALUE [mrw 0x40700008]
|
|
if [expr {$WDOG_VALUE & (1 << 1)}] {
|
|
set WDOG_VALUE_SET 1
|
|
mww 0x40700008 [expr {$WDOG_VALUE & 0xFFFFFFFD}]
|
|
}
|
|
}
|
|
}
|
|
$_TARGETNAME configure -event resumed {
|
|
global WDOG_VALUE
|
|
global WDOG_VALUE_SET
|
|
set _JTAG_IDCODE [mrw 0x40000004]
|
|
if {$_JTAG_IDCODE == $JTAG_IDCODE_B2 || $_JTAG_IDCODE == $JTAG_IDCODE_B1} {
|
|
if {$WDOG_VALUE_SET} {
|
|
# Restore watchdog enable value after resume. Only Bluenrg-1/2
|
|
mww 0x40700008 $WDOG_VALUE
|
|
set WDOG_VALUE_SET 0
|
|
}
|
|
}
|
|
}
|