mirror of
https://git.code.sf.net/p/openocd/code
synced 2024-11-24 19:56:23 +00:00
659f2e062d
Adding a single file for each different ir-length. Change-Id: Iba3dd55b91c28fdb4d0cafa1ededd939fe61a267 Signed-off-by: Daniel Anselmi <danselmi@gmx.ch> Reviewed-on: https://review.openocd.org/c/openocd/+/7715 Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com> Tested-by: jenkins
29 lines
930 B
INI
29 lines
930 B
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
# xilinx series 7 (artix, kintex, virtex)
|
|
# http://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf
|
|
# https://bsdl.info/view.htm?sid=d9ff0bb764df004588ca59b002289d77
|
|
#
|
|
# this config file is for xc7vh870t only.
|
|
# for other virtex-7 devices use xilinx-xc7vh580t.cfg or xilinx-xc7v.cfg or xilinx-xc7.cfg
|
|
#
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME xc7vh870t
|
|
}
|
|
|
|
jtag newtap $_CHIPNAME tap -irlen 38 -ignore-version -expected-id 0x036DB093
|
|
|
|
#CFG_OUT_SLR0 0x0492A092A0
|
|
#CFG_IN_SLR0 0x0592A092A0
|
|
#CFG_OUT_SLR1 0x2412A092A0
|
|
#CFG_IN_SLR1 0x2416A092A0
|
|
#CFG_OUT_SLR2 0x2492A012A0
|
|
#CFG_IN_SLR2 0x2492A016A0
|
|
|
|
pld create $_CHIPNAME.pld virtex2 -chain-position $_CHIPNAME.tap -no_jstart
|
|
# cfg_out cfg_in jprogb jstart jshutdown
|
|
virtex2 set_instr_codes $_CHIPNAME.pld 0x3FFFFFFFFF 0x3FFFFFFFFF 0x0B2EA02EA0 0x0C32A032A0 0x0D36A036A0
|