mirror of
https://git.code.sf.net/p/openocd/code
synced 2024-11-24 19:56:23 +00:00
d654e523ba
Use configurable virtex pld driver to add support for more xilinx fpga families. Change-Id: Iff10c8c511787734fa289bdba15f03131d51e071 Signed-off-by: Daniel Anselmi <danselmi@gmx.ch> Reviewed-on: https://review.openocd.org/c/openocd/+/7352 Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com> Tested-by: jenkins
23 lines
673 B
INI
23 lines
673 B
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
# xilinx virtex 4
|
|
# https://docs.xilinx.com/v/u/en-US/ug071
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME xc4vfx
|
|
}
|
|
|
|
# the 4 top bits (28:31) are the die stepping. ignore it.
|
|
jtag newtap $_CHIPNAME tap -irlen 14 -ignore-version \
|
|
-expected-id 0x01E8C093 \
|
|
-expected-id 0x01EB4093 \
|
|
-expected-id 0x01EE4093 \
|
|
-expected-id 0x01F14093 \
|
|
|
|
pld create $_CHIPNAME.pld virtex2 -chain-position $_CHIPNAME.tap
|
|
# cfg_out cfg_in jprogb jstart jshutdown user1-4
|
|
virtex2 set_instr_codes $_CHIPNAME.pld 0x3FC4 0x3FC5 0x3FCB 0x3FCC 0x3FCD
|
|
virtex2 set_user_codes $_CHIPNAME.pld 0x3FC2 0x3FC3 0x3FE2 0x3FE3
|