mirror of
https://git.code.sf.net/p/openocd/code
synced 2024-11-25 04:06:24 +00:00
4157732bd8
For historical reasons, no license information was added to the
tcl files. This makes trivial adding the SPDX tag through script:
fgrep -rL SPDX tcl/board | while read a;do \
sed -i '1{i# SPDX-License-Identifier: GPL-2.0-or-later\n
}' $a;done
With no specific license information from the author, let's extend
the OpenOCD project license GPL-2.0-or-later to the files.
Change-Id: Ibcf7da62e842aafd036a78db9ea2b9f11f79af16
Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-on: https://review.openocd.org/c/openocd/+/7028
Tested-by: jenkins
Reviewed-by: Tarek BOCHKATI <tarek.bouchkati@gmail.com>
54 lines
1.4 KiB
INI
54 lines
1.4 KiB
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
# Configuration for the ST SPEAr320 CPU board
|
|
# EVAL_SPEAr320CPU Rev. 2.0
|
|
# http://www.st.com/spear
|
|
#
|
|
# Date: 2011-11-18
|
|
# Author: Antonio Borneo <borneo.antonio@gmail.com>
|
|
|
|
# The standard board has JTAG SRST not connected.
|
|
# This script targets such boards using quirky code to bypass the issue.
|
|
|
|
|
|
source [find mem_helper.tcl]
|
|
source [find target/spear3xx.cfg]
|
|
source [find chip/st/spear/spear3xx_ddr.tcl]
|
|
source [find chip/st/spear/spear3xx.tcl]
|
|
|
|
arm7_9 dcc_downloads enable
|
|
arm7_9 fast_memory_access enable
|
|
|
|
|
|
# Serial NOR on SMI CS0. 8Mbyte.
|
|
set _FLASHNAME1 $_CHIPNAME.snor
|
|
flash bank $_FLASHNAME1 stmsmi 0xf8000000 0 0 0 $_TARGETNAME
|
|
|
|
if { [info exists BOARD_HAS_SRST] } {
|
|
# Modified board has SRST on JTAG connector
|
|
reset_config trst_and_srst separate srst_gates_jtag \
|
|
trst_push_pull srst_open_drain
|
|
} else {
|
|
# Standard board has no SRST on JTAG connector
|
|
reset_config trst_only separate srst_gates_jtag trst_push_pull
|
|
source [find chip/st/spear/quirk_no_srst.tcl]
|
|
}
|
|
|
|
$_TARGETNAME configure -event reset-init { spear320cpu_init }
|
|
|
|
if { [info exists DDR_CHIPS] } {
|
|
set _DDR_CHIPS $DDR_CHIPS
|
|
} else {
|
|
set _DDR_CHIPS 1
|
|
}
|
|
|
|
proc spear320cpu_init {} {
|
|
global _DDR_CHIPS
|
|
reg pc 0xffff0020; # loop forever
|
|
|
|
sp3xx_clock_default
|
|
sp3xx_common_init
|
|
sp3xx_ddr_init "mt47h64m16_3_333_cl5_async" $_DDR_CHIPS
|
|
sp320_init
|
|
}
|