mirror of
https://git.code.sf.net/p/openocd/code
synced 2024-11-22 04:56:28 +00:00
4157732bd8
For historical reasons, no license information was added to the
tcl files. This makes trivial adding the SPDX tag through script:
fgrep -rL SPDX tcl/board | while read a;do \
sed -i '1{i# SPDX-License-Identifier: GPL-2.0-or-later\n
}' $a;done
With no specific license information from the author, let's extend
the OpenOCD project license GPL-2.0-or-later to the files.
Change-Id: Ibcf7da62e842aafd036a78db9ea2b9f11f79af16
Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-on: https://review.openocd.org/c/openocd/+/7028
Tested-by: jenkins
Reviewed-by: Tarek BOCHKATI <tarek.bouchkati@gmail.com>
39 lines
1.3 KiB
INI
39 lines
1.3 KiB
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
#
|
|
# Numato Mimas A7 - Artix 7 FPGA Board
|
|
#
|
|
# https://numato.com/product/mimas-a7-artix-7-fpga-development-board-with-ddr-sdram-and-gigabit-ethernet
|
|
#
|
|
# Note: Connect external DC power supply if programming a heavy design onto FPGA.
|
|
# Programming while powering via USB may lead to programming failure.
|
|
# Therefore, prefer external power supply.
|
|
|
|
adapter driver ftdi
|
|
ftdi device_desc "Mimas Artix 7 FPGA Module"
|
|
ftdi vid_pid 0x2a19 0x1009
|
|
|
|
# channel 0 is for custom purpose by users (like uart, fifo etc)
|
|
# channel 1 is reserved for JTAG (by-default) or SPI (possible via changing solder jumpers)
|
|
ftdi channel 1
|
|
ftdi tdo_sample_edge falling
|
|
|
|
|
|
# FTDI Pin Layout
|
|
#
|
|
# +--------+-------+-------+-------+-------+-------+-------+-------+
|
|
# | DBUS7 | DBUS6 | DBUS5 | DBUS4 | DBUS3 | DBUS2 | DBUS1 | DBUS0 |
|
|
# +--------+-------+-------+-------+-------+-------+-------+-------+
|
|
# | PROG_B | OE_N | NC | NC | TMS | TDO | TDI | TCK |
|
|
# +--------+-------+-------+-------+-------+-------+-------+-------+
|
|
#
|
|
# OE_N is JTAG buffer output enable signal (active-low)
|
|
# PROG_B is not used, so left as input to FTDI.
|
|
#
|
|
ftdi layout_init 0x0008 0x004b
|
|
reset_config none
|
|
adapter speed 30000
|
|
|
|
source [find cpld/xilinx-xc7.cfg]
|
|
source [find cpld/jtagspi.cfg]
|