mirror of
https://git.code.sf.net/p/openocd/code
synced 2025-02-16 15:46:01 +00:00
4157732bd8
For historical reasons, no license information was added to the
tcl files. This makes trivial adding the SPDX tag through script:
fgrep -rL SPDX tcl/board | while read a;do \
sed -i '1{i# SPDX-License-Identifier: GPL-2.0-or-later\n
}' $a;done
With no specific license information from the author, let's extend
the OpenOCD project license GPL-2.0-or-later to the files.
Change-Id: Ibcf7da62e842aafd036a78db9ea2b9f11f79af16
Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-on: https://review.openocd.org/c/openocd/+/7028
Tested-by: jenkins
Reviewed-by: Tarek BOCHKATI <tarek.bouchkati@gmail.com>
62 lines
1.4 KiB
INI
62 lines
1.4 KiB
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
# The Linuxstamp-mx27 is board has a single IMX27 chip
|
|
# For further info see http://opencircuits.com/Linuxstamp_mx27#OpenOCD
|
|
source [find target/imx27.cfg]
|
|
$_TARGETNAME configure -event gdb-attach { reset init }
|
|
$_TARGETNAME configure -event reset-init { imx27lnst_init }
|
|
|
|
proc imx27lnst_init { } {
|
|
# This setup puts RAM at 0xA0000000
|
|
|
|
# reset the board correctly
|
|
adapter speed 500
|
|
reset run
|
|
reset halt
|
|
|
|
mww 0x10000000 0x20040304
|
|
mww 0x10020000 0x00000000
|
|
mww 0x10000004 0xDFFBFCFB
|
|
mww 0x10020004 0xFFFFFFFF
|
|
|
|
sleep 100
|
|
|
|
# ========================================
|
|
# Configure DDR on CSD0 -- initial reset
|
|
# ========================================
|
|
mww 0xD8001010 0x00000008
|
|
|
|
sleep 100
|
|
|
|
# ========================================
|
|
# Configure DDR on CSD0 -- wait 5000 cycle
|
|
# ========================================
|
|
mww 0x10027828 0x55555555
|
|
mww 0x10027830 0x55555555
|
|
mww 0x10027834 0x55555555
|
|
mww 0x10027838 0x00005005
|
|
mww 0x1002783C 0x15555555
|
|
|
|
mww 0xD8001010 0x00000004
|
|
|
|
mww 0xD8001004 0x00795729
|
|
|
|
#mww 0xD8001000 0x92200000
|
|
mww 0xD8001000 0x91120000
|
|
mww 0xA0000F00 0x0
|
|
|
|
#mww 0xD8001000 0xA2200000
|
|
mww 0xD8001000 0xA1120000
|
|
mww 0xA0000F00 0x0
|
|
mww 0xA0000F00 0x0
|
|
|
|
#mww 0xD8001000 0xB2200000
|
|
mww 0xD8001000 0xB1120000
|
|
mwb 0xA0000033 0xFF
|
|
mwb 0xA1000000 0xAA
|
|
|
|
#mww 0xD8001000 0x82228085
|
|
mww 0xD8001000 0x81128080
|
|
|
|
}
|