mirror of
https://git.code.sf.net/p/openocd/code
synced 2024-11-22 03:46:27 +00:00
4157732bd8
For historical reasons, no license information was added to the
tcl files. This makes trivial adding the SPDX tag through script:
fgrep -rL SPDX tcl/board | while read a;do \
sed -i '1{i# SPDX-License-Identifier: GPL-2.0-or-later\n
}' $a;done
With no specific license information from the author, let's extend
the OpenOCD project license GPL-2.0-or-later to the files.
Change-Id: Ibcf7da62e842aafd036a78db9ea2b9f11f79af16
Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-on: https://review.openocd.org/c/openocd/+/7028
Tested-by: jenkins
Reviewed-by: Tarek BOCHKATI <tarek.bouchkati@gmail.com>
133 lines
3.8 KiB
INI
133 lines
3.8 KiB
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
######################################
|
|
# Target: DIGI ConnectCore Wi-9C
|
|
######################################
|
|
|
|
reset_config trst_and_srst
|
|
|
|
# FIXME use some standard target config, maybe create one from this
|
|
#
|
|
# source [find target/...cfg]
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME ns9360
|
|
}
|
|
|
|
if { [info exists ENDIAN] } {
|
|
set _ENDIAN $ENDIAN
|
|
} else {
|
|
# This config file was defaulting to big endian..
|
|
set _ENDIAN big
|
|
}
|
|
|
|
|
|
# What's a good fallback frequency for this board if RCLK is
|
|
# not available??
|
|
jtag_rclk 1000
|
|
|
|
|
|
if { [info exists CPUTAPID] } {
|
|
set _CPUTAPID $CPUTAPID
|
|
} else {
|
|
set _CPUTAPID 0x07926031
|
|
}
|
|
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
|
|
|
|
adapter srst delay 200
|
|
jtag_ntrst_delay 0
|
|
|
|
|
|
######################
|
|
# Target configuration
|
|
######################
|
|
|
|
target create $_TARGETNAME arm926ejs -endian $_ENDIAN -chain-position $_TARGETNAME
|
|
|
|
$_TARGETNAME configure -event reset-init {
|
|
mww 0x90600104 0x33313333
|
|
mww 0xA0700000 0x00000001 ;# Enable the memory controller.
|
|
mww 0xA0700024 0x00000006 ;# Set the refresh counter 6
|
|
mww 0xA0700028 0x00000001 ;#
|
|
mww 0xA0700030 0x00000001 ;# Set the precharge period
|
|
mww 0xA0700034 0x00000004 ;# Active to precharge command period is 16 clock cycles
|
|
mww 0xA070003C 0x00000001 ;# tAPR
|
|
mww 0xA0700040 0x00000005 ;# tDAL
|
|
mww 0xA0700044 0x00000001 ;# tWR
|
|
mww 0xA0700048 0x00000006 ;# tRC 32 clock cycles
|
|
mww 0xA070004C 0x00000006 ;# tRFC 32 clock cycles
|
|
mww 0xA0700054 0x00000001 ;# tRRD
|
|
mww 0xA0700058 0x00000001 ;# tMRD
|
|
mww 0xA0700100 0x00004280 ;# Dynamic Config 0 (cs4)
|
|
mww 0xA0700120 0x00004280 ;# Dynamic Config 1 (cs5)
|
|
mww 0xA0700140 0x00004280 ;# Dynamic Config 2 (cs6)
|
|
mww 0xA0700160 0x00004280 ;# Dynamic Config 3 (cs7)
|
|
#
|
|
mww 0xA0700104 0x00000203 ;# CAS latency is 2 at 100 MHz
|
|
mww 0xA0700124 0x00000203 ;# CAS latency is 2 at 100 MHz
|
|
mww 0xA0700144 0x00000203 ;# CAS latency is 2 at 100 MHz
|
|
mww 0xA0700164 0x00000203 ;# CAS latency is 2 at 100 MHz
|
|
#
|
|
mww 0xA0700020 0x00000103 ;# issue SDRAM PALL command
|
|
#
|
|
mww 0xA0700024 0x00000001 ;# Set the refresh counter to be as small as possible
|
|
#
|
|
# Add some dummy writes to give the SDRAM time to settle, it needs two
|
|
# AHB clock cycles, here we poke in the debugger flag, this lets
|
|
# the software know that we are in the debugger
|
|
mww 0xA0900000 0x00000002
|
|
mww 0xA0900000 0x00000002
|
|
mww 0xA0900000 0x00000002
|
|
mww 0xA0900000 0x00000002
|
|
mww 0xA0900000 0x00000002
|
|
#
|
|
mdw 0xA0900000
|
|
mdw 0xA0900000
|
|
mdw 0xA0900000
|
|
mdw 0xA0900000
|
|
mdw 0xA0900000
|
|
#
|
|
mww 0xA0700024 0x00000030 ;# Set the refresh counter to 30
|
|
mww 0xA0700020 0x00000083 ;# Issue SDRAM MODE command
|
|
#
|
|
# Next we perform a read of RAM.
|
|
# mw = move word.
|
|
mdw 0x00022000
|
|
# mw 0x00022000:P, r3 # 22000 for cas2 latency, 32000 for cas 3
|
|
#
|
|
mww 0xA0700020 0x00000003 ;# issue SDRAM NORMAL command
|
|
mww 0xA0700100 0x00084280 ;# Enable buffer access
|
|
mww 0xA0700120 0x00084280 ;# Enable buffer access
|
|
mww 0xA0700140 0x00084280 ;# Enable buffer access
|
|
mww 0xA0700160 0x00084280 ;# Enable buffer access
|
|
|
|
#Set byte lane state (static mem 1)"
|
|
mww 0xA0700220 0x00000082
|
|
#Flash Start
|
|
mww 0xA09001F8 0x50000000
|
|
#Flash Mask Reg
|
|
mww 0xA09001FC 0xFF000001
|
|
mww 0xA0700028 0x00000001
|
|
|
|
# RAMAddr = 0x00020000
|
|
# RAMSize = 0x00004000
|
|
|
|
# Set the processor mode
|
|
reg cpsr 0xd3
|
|
}
|
|
|
|
$_TARGETNAME configure -work-area-phys 0x00000000 -work-area-size 0x1000 -work-area-backup 1
|
|
|
|
#####################
|
|
# Flash configuration
|
|
#####################
|
|
|
|
#M29DW323DB - not working
|
|
#flash bank <name> cfi <base> <size> <chip width> <bus width> <target>
|
|
set _FLASHNAME $_CHIPNAME.flash
|
|
flash bank $_FLASHNAME cfi 0x50000000 0x0400000 2 2 $_TARGETNAME
|