mirror of
https://git.code.sf.net/p/openocd/code
synced 2024-11-22 03:46:27 +00:00
4157732bd8
For historical reasons, no license information was added to the
tcl files. This makes trivial adding the SPDX tag through script:
fgrep -rL SPDX tcl/board | while read a;do \
sed -i '1{i# SPDX-License-Identifier: GPL-2.0-or-later\n
}' $a;done
With no specific license information from the author, let's extend
the OpenOCD project license GPL-2.0-or-later to the files.
Change-Id: Ibcf7da62e842aafd036a78db9ea2b9f11f79af16
Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-on: https://review.openocd.org/c/openocd/+/7028
Tested-by: jenkins
Reviewed-by: Tarek BOCHKATI <tarek.bouchkati@gmail.com>
85 lines
2.1 KiB
INI
85 lines
2.1 KiB
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
#
|
|
# This is for the "at91rm9200-DK" (not the EK) eval board.
|
|
#
|
|
# The two are probably very simular.... I have DK...
|
|
#
|
|
# It has atmel at91rm9200 chip.
|
|
source [find target/at91rm9200.cfg]
|
|
|
|
reset_config trst_and_srst
|
|
|
|
$_TARGETNAME configure -event gdb-attach { reset init }
|
|
$_TARGETNAME configure -event reset-init { at91rm9200_dk_init }
|
|
|
|
#flash bank <name> <driver> <base> <size> <chip_width> <bus_width> <target>
|
|
set _FLASHNAME $_CHIPNAME.flash
|
|
flash bank $_FLASHNAME cfi 0x10000000 0x00200000 2 2 $_TARGETNAME
|
|
|
|
|
|
proc at91rm9200_dk_init { } {
|
|
# Try to run at 1khz... Yea, that slow!
|
|
# Chip is really running @ 32khz
|
|
adapter speed 8
|
|
|
|
mww 0xfffffc64 0xffffffff
|
|
## disable all clocks but system clock
|
|
mww 0xfffffc04 0xfffffffe
|
|
## disable all clocks to pioa and piob
|
|
mww 0xfffffc14 0xffffffc3
|
|
## master clock = slow cpu = slow
|
|
## (means the CPU is running at 32khz!)
|
|
mww 0xfffffc30 0
|
|
## main osc enable
|
|
mww 0xfffffc20 0x0000ff01
|
|
## program pllA
|
|
mww 0xfffffc28 0x20263e04
|
|
## program pllB
|
|
mww 0xfffffc2c 0x10483e0e
|
|
## let pll settle... sleep 100msec
|
|
sleep 100
|
|
## switch to fast clock
|
|
mww 0xfffffc30 0x202
|
|
## Sleep some - (go read)
|
|
sleep 100
|
|
|
|
#========================================
|
|
# CPU now runs at 180mhz
|
|
# SYS runs at 60mhz.
|
|
adapter speed 40000
|
|
#========================================
|
|
|
|
|
|
## set memc for all memories
|
|
mww 0xffffff60 0x02
|
|
## program smc controller
|
|
mww 0xffffff70 0x3284
|
|
## init sdram
|
|
mww 0xffffff98 0x7fffffd0
|
|
## all banks precharge
|
|
mww 0xffffff80 0x02
|
|
## touch sdram chip to make it work
|
|
mww 0x20000000 0
|
|
## sdram controller mode register
|
|
mww 0xffffff90 0x04
|
|
mww 0x20000000 0
|
|
mww 0x20000000 0
|
|
mww 0x20000000 0
|
|
mww 0x20000000 0
|
|
mww 0x20000000 0
|
|
mww 0x20000000 0
|
|
mww 0x20000000 0
|
|
mww 0x20000000 0
|
|
## sdram controller mode register
|
|
## Refresh, etc....
|
|
mww 0xffffff90 0x03
|
|
mww 0x20000080 0
|
|
mww 0xffffff94 0x1f4
|
|
mww 0x20000080 0
|
|
mww 0xffffff90 0x10
|
|
mww 0x20000000 0
|
|
mww 0xffffff00 0x01
|
|
|
|
}
|