mirror of
https://git.code.sf.net/p/openocd/code
synced 2025-02-22 02:16:18 +00:00
9c91ce8d24
This is ANGIE's firmware and bitstream code. The 'Embeded C' code is based on the openULINK project. The hdl bitstream source code is for the spartan-6 FPGA included in ANGIE. Since ANGIE has a different microcontroller (EZ-USB FX2) than openULINK (EZ-USB AN2131), the registers file (reg_ezusb.h) has been changed completely, so are the descriptors, interruptions and the endpoints configuration. Change-Id: I70590c7c58bac6f1939c5ffba57e87d86850664d Signed-off-by: Ahmed BOUDJELIDA <aboudjelida@nanoxplore.com> Reviewed-on: https://review.openocd.org/c/openocd/+/7701 Tested-by: jenkins Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
19 lines
831 B
Plaintext
19 lines
831 B
Plaintext
# SPDX-License-Identifier: BSD-3-Clause
|
|
# Copyright (C) 2023 by NanoXplore, France - all rights reserved
|
|
|
|
This is the source code of Nanoxplore USB-JTAG Adapter Angie's bitstream.
|
|
This bitstream is for the "xc6slx9-2tqg144" Spartan-6 Xilinx FPGA.
|
|
|
|
To generate this bitstream, you need to install Xilinx ISE Webpack 14.7
|
|
You will need to give the ISE software path : export XILINX_HOME=path/to/ise/sw
|
|
Please set the enviromnent first by executing the ". ./set_env.sh"
|
|
|
|
All you have to do now is to write your vhd and constrains codes.
|
|
|
|
One all is setup, you can use the make commands:
|
|
make compile : to compile your (.vhd & .ucf) files in the "src" directory
|
|
A directory named "build" will be created, which contains all the generated
|
|
files including the bitstream file.
|
|
|
|
make clean : to delete the build directory.
|