62 lines
1.8 KiB
Diff
62 lines
1.8 KiB
Diff
From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
|
|
From: Jernej Skrabec <jernej.skrabec@siol.net>
|
|
Date: Mon, 24 Aug 2020 16:35:54 +0200
|
|
Subject: [PATCH] dts: enable analog codec
|
|
|
|
Signed-off-by: Jernej Skrabec <jernej.skrabec@siol.net>
|
|
---
|
|
.../boot/dts/sun8i-r40-bananapi-m2-ultra.dts | 9 +++++++++
|
|
arch/arm/boot/dts/sun8i-r40.dtsi | 19 +++++++++++++++++++
|
|
2 files changed, 28 insertions(+)
|
|
|
|
diff --git a/arch/arm/boot/dts/sun8i-r40-bananapi-m2-ultra.dts b/arch/arm/boot/dts/sun8i-r40-bananapi-m2-ultra.dts
|
|
index a6a1087a0c9b..417e28b1a808 100644
|
|
--- a/arch/arm/boot/dts/sun8i-r40-bananapi-m2-ultra.dts
|
|
+++ b/arch/arm/boot/dts/sun8i-r40-bananapi-m2-ultra.dts
|
|
@@ -113,6 +113,15 @@ &ahci {
|
|
status = "okay";
|
|
};
|
|
|
|
+&codec {
|
|
+ allwinner,audio-routing =
|
|
+ "Headphone", "HP",
|
|
+ "Headphone", "HPCOM",
|
|
+ "MIC1", "Mic",
|
|
+ "Mic", "MBIAS";
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
&de {
|
|
status = "okay";
|
|
};
|
|
diff --git a/arch/arm/boot/dts/sun8i-r40.dtsi b/arch/arm/boot/dts/sun8i-r40.dtsi
|
|
index c13a1427c813..82a4ee50e4d0 100644
|
|
--- a/arch/arm/boot/dts/sun8i-r40.dtsi
|
|
+++ b/arch/arm/boot/dts/sun8i-r40.dtsi
|
|
@@ -692,6 +692,25 @@ ir1: ir@1c21c00 {
|
|
status = "disabled";
|
|
};
|
|
|
|
+ codec: codec@01c22c00 {
|
|
+ #sound-dai-cells = <0>;
|
|
+ compatible = "allwinner,sun8i-h3-codec";
|
|
+ reg = <0x01c22c00 0x300>;
|
|
+ interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&ccu CLK_BUS_CODEC>, <&ccu CLK_CODEC>;
|
|
+ clock-names = "apb", "codec";
|
|
+ resets = <&ccu RST_BUS_CODEC>;
|
|
+ dmas = <&dma 19>, <&dma 19>;
|
|
+ dma-names = "rx", "tx";
|
|
+ allwinner,codec-analog-controls = <&codec_analog>;
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
+ codec_analog: codec-analog@01c22f00 {
|
|
+ compatible = "allwinner,sun8i-a23-codec-analog";
|
|
+ reg = <0x01c22f00 0x4>;
|
|
+ };
|
|
+
|
|
ths: thermal-sensor@1c24c00 {
|
|
compatible = "allwinner,sun8i-r40-ths";
|
|
reg = <0x01c24c00 0x100>;
|