113 lines
2.8 KiB
Diff
113 lines
2.8 KiB
Diff
From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
|
|
From: Jernej Skrabec <jernej.skrabec@siol.net>
|
|
Date: Fri, 16 Aug 2019 16:40:20 +0200
|
|
Subject: [PATCH] arm64: dts: allwinner: h6: Add AC200 EPHY related nodes
|
|
|
|
Signed-off-by: Jernej Skrabec <jernej.skrabec@siol.net>
|
|
---
|
|
arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 56 ++++++++++++++++++++
|
|
1 file changed, 56 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
|
index 3b6566a8a65d..717502911d24 100644
|
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
|
@@ -16,6 +16,16 @@ / {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
+ ac200_pwm_clk: ac200_clk {
|
|
+ compatible = "pwm-clock";
|
|
+ #clock-cells = <0>;
|
|
+ clock-frequency = <24000000>;
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&pwm1_pin>;
|
|
+ pwms = <&pwm 1 42 0>;
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
@@ -298,6 +308,10 @@ ths_calibration: thermal-sensor-calibration@14 {
|
|
cpu_speed_grade: cpu-speed-grade@1c {
|
|
reg = <0x1c 0x4>;
|
|
};
|
|
+
|
|
+ ephy_calib: ephy_calib@2c {
|
|
+ reg = <0x2c 0x2>;
|
|
+ };
|
|
};
|
|
|
|
watchdog: watchdog@30090a0 {
|
|
@@ -342,6 +356,13 @@ ext_rgmii_pins: rgmii-pins {
|
|
drive-strength = <40>;
|
|
};
|
|
|
|
+ ext_rmii_pins: rmii_pins {
|
|
+ pins = "PA0", "PA1", "PA2", "PA3", "PA4",
|
|
+ "PA5", "PA6", "PA7", "PA8", "PA9";
|
|
+ function = "emac";
|
|
+ drive-strength = <40>;
|
|
+ };
|
|
+
|
|
hdmi_pins: hdmi-pins {
|
|
pins = "PH8", "PH9", "PH10";
|
|
function = "hdmi";
|
|
@@ -362,6 +383,11 @@ i2c2_pins: i2c2-pins {
|
|
function = "i2c2";
|
|
};
|
|
|
|
+ i2c3_pins: i2c3-pins {
|
|
+ pins = "PB17", "PB18";
|
|
+ function = "i2c3";
|
|
+ };
|
|
+
|
|
mmc0_pins: mmc0-pins {
|
|
pins = "PF0", "PF1", "PF2", "PF3",
|
|
"PF4", "PF5";
|
|
@@ -388,6 +414,11 @@ mmc2_pins: mmc2-pins {
|
|
bias-pull-up;
|
|
};
|
|
|
|
+ pwm1_pin: pwm1-pin {
|
|
+ pins = "PB19";
|
|
+ function = "pwm1";
|
|
+ };
|
|
+
|
|
/omit-if-no-ref/
|
|
spi0_pins: spi0-pins {
|
|
pins = "PC0", "PC2", "PC3";
|
|
@@ -621,6 +652,31 @@ spi1: spi@5011000 {
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
+ i2c3: i2c@5002c00 {
|
|
+ compatible = "allwinner,sun6i-a31-i2c";
|
|
+ reg = <0x05002c00 0x400>;
|
|
+ interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&ccu CLK_BUS_I2C3>;
|
|
+ resets = <&ccu RST_BUS_I2C3>;
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&i2c3_pins>;
|
|
+ status = "disabled";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ ac200: mfd@10 {
|
|
+ compatible = "x-powers,ac200";
|
|
+ reg = <0x10>;
|
|
+ clocks = <&ac200_pwm_clk>;
|
|
+
|
|
+ ac200_ephy: phy {
|
|
+ compatible = "x-powers,ac200-ephy";
|
|
+ nvmem-cells = <&ephy_calib>;
|
|
+ nvmem-cell-names = "ephy_calib";
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+
|
|
emac: ethernet@5020000 {
|
|
compatible = "allwinner,sun50i-h6-emac",
|
|
"allwinner,sun50i-a64-emac";
|