mirror of
https://github.com/physwizz/a155-U-u1.git
synced 2024-11-19 13:27:49 +00:00
78 lines
2.1 KiB
C
78 lines
2.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/* Atlantic Network Driver
|
|
*
|
|
* Copyright (C) 2014-2019 aQuantia Corporation
|
|
* Copyright (C) 2019-2020 Marvell International Ltd.
|
|
*/
|
|
|
|
/* File aq_common.h: Basic includes for all files in project. */
|
|
|
|
#ifndef AQ_COMMON_H
|
|
#define AQ_COMMON_H
|
|
|
|
#include <linux/etherdevice.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/if_vlan.h>
|
|
#include "aq_cfg.h"
|
|
#include "aq_utils.h"
|
|
|
|
#define PCI_VENDOR_ID_AQUANTIA 0x1D6A
|
|
|
|
#define AQ_DEVICE_ID_0001 0x0001
|
|
#define AQ_DEVICE_ID_D100 0xD100
|
|
#define AQ_DEVICE_ID_D107 0xD107
|
|
#define AQ_DEVICE_ID_D108 0xD108
|
|
#define AQ_DEVICE_ID_D109 0xD109
|
|
|
|
#define AQ_DEVICE_ID_AQC100 0x00B1
|
|
#define AQ_DEVICE_ID_AQC107 0x07B1
|
|
#define AQ_DEVICE_ID_AQC108 0x08B1
|
|
#define AQ_DEVICE_ID_AQC109 0x09B1
|
|
#define AQ_DEVICE_ID_AQC111 0x11B1
|
|
#define AQ_DEVICE_ID_AQC112 0x12B1
|
|
|
|
#define AQ_DEVICE_ID_AQC100S 0x80B1
|
|
#define AQ_DEVICE_ID_AQC107S 0x87B1
|
|
#define AQ_DEVICE_ID_AQC108S 0x88B1
|
|
#define AQ_DEVICE_ID_AQC109S 0x89B1
|
|
#define AQ_DEVICE_ID_AQC111S 0x91B1
|
|
#define AQ_DEVICE_ID_AQC112S 0x92B1
|
|
|
|
#define AQ_DEVICE_ID_AQC113DEV 0x00C0
|
|
#define AQ_DEVICE_ID_AQC113CS 0x94C0
|
|
#define AQ_DEVICE_ID_AQC113CA 0x34C0
|
|
#define AQ_DEVICE_ID_AQC114CS 0x93C0
|
|
#define AQ_DEVICE_ID_AQC113 0x04C0
|
|
#define AQ_DEVICE_ID_AQC113C 0x14C0
|
|
#define AQ_DEVICE_ID_AQC115C 0x12C0
|
|
#define AQ_DEVICE_ID_AQC116C 0x11C0
|
|
|
|
#define HW_ATL_NIC_NAME "Marvell (aQuantia) AQtion 10Gbit Network Adapter"
|
|
|
|
#define AQ_HWREV_ANY 0
|
|
#define AQ_HWREV_1 1
|
|
#define AQ_HWREV_2 2
|
|
|
|
#define AQ_NIC_RATE_10G BIT(0)
|
|
#define AQ_NIC_RATE_5G BIT(1)
|
|
#define AQ_NIC_RATE_2G5 BIT(2)
|
|
#define AQ_NIC_RATE_1G BIT(3)
|
|
#define AQ_NIC_RATE_100M BIT(4)
|
|
#define AQ_NIC_RATE_10M BIT(5)
|
|
#define AQ_NIC_RATE_1G_HALF BIT(6)
|
|
#define AQ_NIC_RATE_100M_HALF BIT(7)
|
|
#define AQ_NIC_RATE_10M_HALF BIT(8)
|
|
|
|
#define AQ_NIC_RATE_EEE_10G BIT(9)
|
|
#define AQ_NIC_RATE_EEE_5G BIT(10)
|
|
#define AQ_NIC_RATE_EEE_2G5 BIT(11)
|
|
#define AQ_NIC_RATE_EEE_1G BIT(12)
|
|
#define AQ_NIC_RATE_EEE_100M BIT(13)
|
|
#define AQ_NIC_RATE_EEE_MSK (AQ_NIC_RATE_EEE_10G |\
|
|
AQ_NIC_RATE_EEE_5G |\
|
|
AQ_NIC_RATE_EEE_2G5 |\
|
|
AQ_NIC_RATE_EEE_1G |\
|
|
AQ_NIC_RATE_EEE_100M)
|
|
|
|
#endif /* AQ_COMMON_H */
|