mirror of
https://github.com/physwizz/a155-U-u1.git
synced 2024-11-19 13:27:49 +00:00
34 lines
825 B
C
34 lines
825 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2019 MediaTek Inc.
|
|
*/
|
|
|
|
#ifndef __DBGTOP_H__
|
|
#define __DBGTOP_H__
|
|
|
|
struct dbgtop_drm {
|
|
void __iomem *base;
|
|
};
|
|
|
|
#define MTK_DBGTOP_DFD_TIMEOUT_SHIFT (0)
|
|
#define MTK_DBGTOP_DFD_TIMEOUT_MASK \
|
|
(0x1FFFF << MTK_DBGTOP_DFD_TIMEOUT_SHIFT)
|
|
|
|
/* DBGTOP_LATCH_CTL2 */
|
|
#define MTK_DBGTOP_LATCH_CTL2_KEY (0x95000000)
|
|
#define MTK_DBGTOP_LATCH_CTL2 (0x00000044)
|
|
|
|
#define DRMDRM_MODE_KEY (0x22000000)
|
|
|
|
/* DBGTOP_MFG_REG */
|
|
#define MTK_DBGTOP_MFG_REG (0x00000060)
|
|
#define MTK_DBGTOP_MFG_REG_KEY (0x77000000)
|
|
#define MTK_DBGTOP_MFG_PWR_ON (0x00000001)
|
|
#define MTK_DBGTOP_MFG_PWR_EN (0x00000002)
|
|
|
|
extern int mtk_dbgtop_dfd_timeout(int value_abnormal, int value_normal);
|
|
extern int mtk_dbgtop_mfg_pwr_on(int value);
|
|
extern int mtk_dbgtop_mfg_pwr_en(int value);
|
|
|
|
#endif
|