mirror of
https://github.com/libretro/Lakka-LibreELEC.git
synced 2024-11-28 03:54:36 +00:00
49 lines
1.9 KiB
Diff
49 lines
1.9 KiB
Diff
From 900d5cb13f3c1b7ced0586497190be1ed96a4742 Mon Sep 17 00:00:00 2001
|
|
From: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
|
|
Date: Mon, 26 Dec 2022 04:44:26 +0000
|
|
Subject: [PATCH 030/120] FROMGIT(6.3): clk: meson: clk-cpu-dyndiv: switch from
|
|
.round_rate to .determine_rate
|
|
|
|
clk_ops.round_rate will be removed at some point. It's replacement is
|
|
.determine_rate. Switch clk-cpu-dyndiv over to use .determine_rate.
|
|
|
|
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
|
|
---
|
|
drivers/clk/meson/clk-cpu-dyndiv.c | 9 ++++-----
|
|
1 file changed, 4 insertions(+), 5 deletions(-)
|
|
|
|
diff --git a/drivers/clk/meson/clk-cpu-dyndiv.c b/drivers/clk/meson/clk-cpu-dyndiv.c
|
|
index 36976927fe82..8778c149d26a 100644
|
|
--- a/drivers/clk/meson/clk-cpu-dyndiv.c
|
|
+++ b/drivers/clk/meson/clk-cpu-dyndiv.c
|
|
@@ -27,14 +27,13 @@ static unsigned long meson_clk_cpu_dyndiv_recalc_rate(struct clk_hw *hw,
|
|
NULL, 0, data->div.width);
|
|
}
|
|
|
|
-static long meson_clk_cpu_dyndiv_round_rate(struct clk_hw *hw,
|
|
- unsigned long rate,
|
|
- unsigned long *prate)
|
|
+static int meson_clk_cpu_dyndiv_determine_rate(struct clk_hw *hw,
|
|
+ struct clk_rate_request *req)
|
|
{
|
|
struct clk_regmap *clk = to_clk_regmap(hw);
|
|
struct meson_clk_cpu_dyndiv_data *data = meson_clk_cpu_dyndiv_data(clk);
|
|
|
|
- return divider_round_rate(hw, rate, prate, NULL, data->div.width, 0);
|
|
+ return divider_determine_rate(hw, req, NULL, data->div.width, 0);
|
|
}
|
|
|
|
static int meson_clk_cpu_dyndiv_set_rate(struct clk_hw *hw, unsigned long rate,
|
|
@@ -63,7 +62,7 @@ static int meson_clk_cpu_dyndiv_set_rate(struct clk_hw *hw, unsigned long rate,
|
|
|
|
const struct clk_ops meson_clk_cpu_dyndiv_ops = {
|
|
.recalc_rate = meson_clk_cpu_dyndiv_recalc_rate,
|
|
- .round_rate = meson_clk_cpu_dyndiv_round_rate,
|
|
+ .determine_rate = meson_clk_cpu_dyndiv_determine_rate,
|
|
.set_rate = meson_clk_cpu_dyndiv_set_rate,
|
|
};
|
|
EXPORT_SYMBOL_GPL(meson_clk_cpu_dyndiv_ops);
|
|
--
|
|
2.34.1
|
|
|