mirror of
https://github.com/libretro/Lakka-LibreELEC.git
synced 2025-03-01 03:21:21 +00:00
39 lines
1.3 KiB
Diff
39 lines
1.3 KiB
Diff
From 70abd18511ab50fc7c77b5a724dedbc10106320f Mon Sep 17 00:00:00 2001
|
|
From: Jerome Brunet <jbrunet@baylibre.com>
|
|
Date: Fri, 15 Feb 2019 14:21:27 +0100
|
|
Subject: [PATCH 60/88] WIP: clk: meson: g12a: fix gp0 and hifi ranges
|
|
|
|
While some SoC samples are able to lock with a PLL factor of 55, others
|
|
samples can't. ATM, a minimum of 60 appears to work on all the samples
|
|
I have tried.
|
|
|
|
Even with 60, it sometimes takes a long time for the PLL to eventually
|
|
lock. The documentation says that the minimum rate of these PLLs DCO
|
|
should be 3GHz, a factor of 125. Let's use that to be on the safe side.
|
|
|
|
With factor range changed, the PLL seems to lock quickly (enough) so far.
|
|
It is still unclear if the range was the only reason for the delay.
|
|
|
|
Fixes: 085a4ea93d54 ("clk: meson: g12a: add peripheral clock controller")
|
|
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
|
|
---
|
|
drivers/clk/meson/g12a.c | 2 +-
|
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
|
|
|
diff --git a/drivers/clk/meson/g12a.c b/drivers/clk/meson/g12a.c
|
|
index b080359b4645..a805bac93c11 100644
|
|
--- a/drivers/clk/meson/g12a.c
|
|
+++ b/drivers/clk/meson/g12a.c
|
|
@@ -1603,7 +1603,7 @@ static struct clk_regmap g12b_cpub_clk_trace = {
|
|
};
|
|
|
|
static const struct pll_mult_range g12a_gp0_pll_mult_range = {
|
|
- .min = 55,
|
|
+ .min = 125,
|
|
.max = 255,
|
|
};
|
|
|
|
--
|
|
2.17.1
|
|
|