mirror of
https://github.com/libretro/Lakka-LibreELEC.git
synced 2025-03-01 03:21:21 +00:00
36 lines
1.2 KiB
Diff
36 lines
1.2 KiB
Diff
From 81d454a24a2bdd4430e1d5638e503dccf0b98e80 Mon Sep 17 00:00:00 2001
|
|
From: Neil Armstrong <narmstrong@baylibre.com>
|
|
Date: Mon, 15 Mar 2021 10:54:48 +0000
|
|
Subject: [PATCH 42/88] FROMLIST(v1): dt-bindings: serial: amlogic, meson-uart:
|
|
add amlogic, uart-fifosize property
|
|
|
|
On most of the Amlogic SoCs, the first UART controller in the "Everything-Else"
|
|
power domain has 128bytes of RX & TX FIFO, so add an optional property to describe
|
|
a different FIFO size from the other ports (64bytes).
|
|
|
|
Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
|
|
---
|
|
.../devicetree/bindings/serial/amlogic,meson-uart.yaml | 6 ++++++
|
|
1 file changed, 6 insertions(+)
|
|
|
|
diff --git a/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml b/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml
|
|
index 75ebc9952a99..e0a742112783 100644
|
|
--- a/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml
|
|
+++ b/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml
|
|
@@ -55,6 +55,12 @@ properties:
|
|
- const: pclk
|
|
- const: baud
|
|
|
|
+
|
|
+ amlogic,uart-fifosize:
|
|
+ description: The fifo size supported by the UART channel.
|
|
+ $ref: /schemas/types.yaml#/definitions/uint32
|
|
+ enum: [64, 128]
|
|
+
|
|
required:
|
|
- compatible
|
|
- reg
|
|
--
|
|
2.17.1
|
|
|