244 lines
9.0 KiB
C
244 lines
9.0 KiB
C
/*
|
|
* asmmacro.h: Assembler macros to make things easier to read.
|
|
*
|
|
* Copyright (C) 1996 David S. Miller (dm@engr.sgi.com)
|
|
* Copyright (C) 1998 Ralf Baechle
|
|
*/
|
|
#ifndef _ASM_ASMMACRO_H
|
|
#define _ASM_ASMMACRO_H
|
|
|
|
#include <linux/config.h>
|
|
#include <asm/offset.h>
|
|
|
|
#ifdef CONFIG_CPU_SB1
|
|
#define FPU_ENABLE_HAZARD \
|
|
.set push; \
|
|
.set noreorder; \
|
|
.set mips2; \
|
|
SSNOP; \
|
|
bnezl $0, .+4; \
|
|
SSNOP; \
|
|
.set pop
|
|
#else
|
|
#define FPU_ENABLE_HAZARD
|
|
#endif
|
|
|
|
#define FPU_SAVE_DOUBLE(thread, tmp) \
|
|
cfc1 tmp, fcr31; \
|
|
sdc1 $f0, (THREAD_FPU + 0x000)(thread); \
|
|
sdc1 $f2, (THREAD_FPU + 0x010)(thread); \
|
|
sdc1 $f4, (THREAD_FPU + 0x020)(thread); \
|
|
sdc1 $f6, (THREAD_FPU + 0x030)(thread); \
|
|
sdc1 $f8, (THREAD_FPU + 0x040)(thread); \
|
|
sdc1 $f10, (THREAD_FPU + 0x050)(thread); \
|
|
sdc1 $f12, (THREAD_FPU + 0x060)(thread); \
|
|
sdc1 $f14, (THREAD_FPU + 0x070)(thread); \
|
|
sdc1 $f16, (THREAD_FPU + 0x080)(thread); \
|
|
sdc1 $f18, (THREAD_FPU + 0x090)(thread); \
|
|
sdc1 $f20, (THREAD_FPU + 0x0a0)(thread); \
|
|
sdc1 $f22, (THREAD_FPU + 0x0b0)(thread); \
|
|
sdc1 $f24, (THREAD_FPU + 0x0c0)(thread); \
|
|
sdc1 $f26, (THREAD_FPU + 0x0d0)(thread); \
|
|
sdc1 $f28, (THREAD_FPU + 0x0e0)(thread); \
|
|
sdc1 $f30, (THREAD_FPU + 0x0f0)(thread); \
|
|
sw tmp, (THREAD_FPU + 0x100)(thread)
|
|
|
|
#if defined (__MIPSEL__)
|
|
#define FPU_SAVE_SINGLE(thread,tmp) \
|
|
cfc1 tmp, fcr31; \
|
|
swc1 $f0, (THREAD_FPU + 0x000)(thread); \
|
|
swc1 $f1, (THREAD_FPU + 0x004)(thread); \
|
|
swc1 $f2, (THREAD_FPU + 0x010)(thread); \
|
|
swc1 $f3, (THREAD_FPU + 0x014)(thread); \
|
|
swc1 $f4, (THREAD_FPU + 0x020)(thread); \
|
|
swc1 $f5, (THREAD_FPU + 0x024)(thread); \
|
|
swc1 $f6, (THREAD_FPU + 0x030)(thread); \
|
|
swc1 $f7, (THREAD_FPU + 0x034)(thread); \
|
|
swc1 $f8, (THREAD_FPU + 0x040)(thread); \
|
|
swc1 $f9, (THREAD_FPU + 0x044)(thread); \
|
|
swc1 $f10, (THREAD_FPU + 0x050)(thread); \
|
|
swc1 $f11, (THREAD_FPU + 0x054)(thread); \
|
|
swc1 $f12, (THREAD_FPU + 0x060)(thread); \
|
|
swc1 $f13, (THREAD_FPU + 0x064)(thread); \
|
|
swc1 $f14, (THREAD_FPU + 0x070)(thread); \
|
|
swc1 $f15, (THREAD_FPU + 0x074)(thread); \
|
|
swc1 $f16, (THREAD_FPU + 0x080)(thread); \
|
|
swc1 $f17, (THREAD_FPU + 0x084)(thread); \
|
|
swc1 $f18, (THREAD_FPU + 0x090)(thread); \
|
|
swc1 $f19, (THREAD_FPU + 0x094)(thread); \
|
|
swc1 $f20, (THREAD_FPU + 0x0a0)(thread); \
|
|
swc1 $f21, (THREAD_FPU + 0x0a4)(thread); \
|
|
swc1 $f22, (THREAD_FPU + 0x0b0)(thread); \
|
|
swc1 $f23, (THREAD_FPU + 0x0b4)(thread); \
|
|
swc1 $f24, (THREAD_FPU + 0x0c0)(thread); \
|
|
swc1 $f25, (THREAD_FPU + 0x0c4)(thread); \
|
|
swc1 $f26, (THREAD_FPU + 0x0d0)(thread); \
|
|
swc1 $f27, (THREAD_FPU + 0x0d4)(thread); \
|
|
swc1 $f28, (THREAD_FPU + 0x0e0)(thread); \
|
|
swc1 $f29, (THREAD_FPU + 0x0e4)(thread); \
|
|
swc1 $f30, (THREAD_FPU + 0x0f0)(thread); \
|
|
swc1 $f31, (THREAD_FPU + 0x0f4)(thread); \
|
|
sw tmp, (THREAD_FPU + 0x100)(thread)
|
|
#elif defined (__MIPSEB__)
|
|
#define FPU_SAVE_SINGLE(thread,tmp) \
|
|
cfc1 tmp, fcr31; \
|
|
swc1 $f0, (THREAD_FPU + 0x004)(thread); \
|
|
swc1 $f1, (THREAD_FPU + 0x000)(thread); \
|
|
swc1 $f2, (THREAD_FPU + 0x014)(thread); \
|
|
swc1 $f3, (THREAD_FPU + 0x010)(thread); \
|
|
swc1 $f4, (THREAD_FPU + 0x024)(thread); \
|
|
swc1 $f5, (THREAD_FPU + 0x020)(thread); \
|
|
swc1 $f6, (THREAD_FPU + 0x034)(thread); \
|
|
swc1 $f7, (THREAD_FPU + 0x030)(thread); \
|
|
swc1 $f8, (THREAD_FPU + 0x044)(thread); \
|
|
swc1 $f9, (THREAD_FPU + 0x040)(thread); \
|
|
swc1 $f10, (THREAD_FPU + 0x054)(thread); \
|
|
swc1 $f11, (THREAD_FPU + 0x050)(thread); \
|
|
swc1 $f12, (THREAD_FPU + 0x064)(thread); \
|
|
swc1 $f13, (THREAD_FPU + 0x060)(thread); \
|
|
swc1 $f14, (THREAD_FPU + 0x074)(thread); \
|
|
swc1 $f15, (THREAD_FPU + 0x070)(thread); \
|
|
swc1 $f16, (THREAD_FPU + 0x084)(thread); \
|
|
swc1 $f17, (THREAD_FPU + 0x080)(thread); \
|
|
swc1 $f18, (THREAD_FPU + 0x094)(thread); \
|
|
swc1 $f19, (THREAD_FPU + 0x090)(thread); \
|
|
swc1 $f20, (THREAD_FPU + 0x0a4)(thread); \
|
|
swc1 $f21, (THREAD_FPU + 0x0a0)(thread); \
|
|
swc1 $f22, (THREAD_FPU + 0x0b4)(thread); \
|
|
swc1 $f23, (THREAD_FPU + 0x0b0)(thread); \
|
|
swc1 $f24, (THREAD_FPU + 0x0c4)(thread); \
|
|
swc1 $f25, (THREAD_FPU + 0x0c0)(thread); \
|
|
swc1 $f26, (THREAD_FPU + 0x0d4)(thread); \
|
|
swc1 $f27, (THREAD_FPU + 0x0d0)(thread); \
|
|
swc1 $f28, (THREAD_FPU + 0x0e4)(thread); \
|
|
swc1 $f29, (THREAD_FPU + 0x0e0)(thread); \
|
|
swc1 $f30, (THREAD_FPU + 0x0f4)(thread); \
|
|
swc1 $f31, (THREAD_FPU + 0x0f0)(thread); \
|
|
sw tmp, (THREAD_FPU + 0x100)(thread)
|
|
#else
|
|
#error "MIPS, but neither __MIPSEB__, nor __MIPSEL__???"
|
|
#endif
|
|
|
|
#define FPU_RESTORE_DOUBLE(thread, tmp) \
|
|
lw tmp, (THREAD_FPU + 0x100)(thread); \
|
|
ldc1 $f0, (THREAD_FPU + 0x000)(thread); \
|
|
ldc1 $f2, (THREAD_FPU + 0x010)(thread); \
|
|
ldc1 $f4, (THREAD_FPU + 0x020)(thread); \
|
|
ldc1 $f6, (THREAD_FPU + 0x030)(thread); \
|
|
ldc1 $f8, (THREAD_FPU + 0x040)(thread); \
|
|
ldc1 $f10, (THREAD_FPU + 0x050)(thread); \
|
|
ldc1 $f12, (THREAD_FPU + 0x060)(thread); \
|
|
ldc1 $f14, (THREAD_FPU + 0x070)(thread); \
|
|
ldc1 $f16, (THREAD_FPU + 0x080)(thread); \
|
|
ldc1 $f18, (THREAD_FPU + 0x090)(thread); \
|
|
ldc1 $f20, (THREAD_FPU + 0x0a0)(thread); \
|
|
ldc1 $f22, (THREAD_FPU + 0x0b0)(thread); \
|
|
ldc1 $f24, (THREAD_FPU + 0x0c0)(thread); \
|
|
ldc1 $f26, (THREAD_FPU + 0x0d0)(thread); \
|
|
ldc1 $f28, (THREAD_FPU + 0x0e0)(thread); \
|
|
ldc1 $f30, (THREAD_FPU + 0x0f0)(thread); \
|
|
ctc1 tmp, fcr31
|
|
|
|
#if defined (__MIPSEL__)
|
|
#define FPU_RESTORE_SINGLE(thread,tmp) \
|
|
lw tmp, (THREAD_FPU + 0x100)(thread); \
|
|
lwc1 $f0, (THREAD_FPU + 0x000)(thread); \
|
|
lwc1 $f1, (THREAD_FPU + 0x004)(thread); \
|
|
lwc1 $f2, (THREAD_FPU + 0x010)(thread); \
|
|
lwc1 $f3, (THREAD_FPU + 0x014)(thread); \
|
|
lwc1 $f4, (THREAD_FPU + 0x020)(thread); \
|
|
lwc1 $f5, (THREAD_FPU + 0x024)(thread); \
|
|
lwc1 $f6, (THREAD_FPU + 0x030)(thread); \
|
|
lwc1 $f7, (THREAD_FPU + 0x034)(thread); \
|
|
lwc1 $f8, (THREAD_FPU + 0x040)(thread); \
|
|
lwc1 $f9, (THREAD_FPU + 0x044)(thread); \
|
|
lwc1 $f10, (THREAD_FPU + 0x050)(thread); \
|
|
lwc1 $f11, (THREAD_FPU + 0x054)(thread); \
|
|
lwc1 $f12, (THREAD_FPU + 0x060)(thread); \
|
|
lwc1 $f13, (THREAD_FPU + 0x064)(thread); \
|
|
lwc1 $f14, (THREAD_FPU + 0x070)(thread); \
|
|
lwc1 $f15, (THREAD_FPU + 0x074)(thread); \
|
|
lwc1 $f16, (THREAD_FPU + 0x080)(thread); \
|
|
lwc1 $f17, (THREAD_FPU + 0x084)(thread); \
|
|
lwc1 $f18, (THREAD_FPU + 0x090)(thread); \
|
|
lwc1 $f19, (THREAD_FPU + 0x094)(thread); \
|
|
lwc1 $f20, (THREAD_FPU + 0x0a0)(thread); \
|
|
lwc1 $f21, (THREAD_FPU + 0x0a4)(thread); \
|
|
lwc1 $f22, (THREAD_FPU + 0x0b0)(thread); \
|
|
lwc1 $f23, (THREAD_FPU + 0x0b4)(thread); \
|
|
lwc1 $f24, (THREAD_FPU + 0x0c0)(thread); \
|
|
lwc1 $f25, (THREAD_FPU + 0x0c4)(thread); \
|
|
lwc1 $f26, (THREAD_FPU + 0x0d0)(thread); \
|
|
lwc1 $f27, (THREAD_FPU + 0x0d4)(thread); \
|
|
lwc1 $f28, (THREAD_FPU + 0x0e0)(thread); \
|
|
lwc1 $f29, (THREAD_FPU + 0x0e4)(thread); \
|
|
lwc1 $f30, (THREAD_FPU + 0x0f0)(thread); \
|
|
lwc1 $f31, (THREAD_FPU + 0x0f4)(thread); \
|
|
ctc1 tmp, fcr31
|
|
#elif defined (__MIPSEB__)
|
|
#define FPU_RESTORE_SINGLE(thread,tmp) \
|
|
lw tmp, (THREAD_FPU + 0x100)(thread); \
|
|
lwc1 $f0, (THREAD_FPU + 0x004)(thread); \
|
|
lwc1 $f1, (THREAD_FPU + 0x000)(thread); \
|
|
lwc1 $f2, (THREAD_FPU + 0x014)(thread); \
|
|
lwc1 $f3, (THREAD_FPU + 0x010)(thread); \
|
|
lwc1 $f4, (THREAD_FPU + 0x024)(thread); \
|
|
lwc1 $f5, (THREAD_FPU + 0x020)(thread); \
|
|
lwc1 $f6, (THREAD_FPU + 0x034)(thread); \
|
|
lwc1 $f7, (THREAD_FPU + 0x030)(thread); \
|
|
lwc1 $f8, (THREAD_FPU + 0x044)(thread); \
|
|
lwc1 $f9, (THREAD_FPU + 0x040)(thread); \
|
|
lwc1 $f10, (THREAD_FPU + 0x054)(thread); \
|
|
lwc1 $f11, (THREAD_FPU + 0x050)(thread); \
|
|
lwc1 $f12, (THREAD_FPU + 0x064)(thread); \
|
|
lwc1 $f13, (THREAD_FPU + 0x060)(thread); \
|
|
lwc1 $f14, (THREAD_FPU + 0x074)(thread); \
|
|
lwc1 $f15, (THREAD_FPU + 0x070)(thread); \
|
|
lwc1 $f16, (THREAD_FPU + 0x084)(thread); \
|
|
lwc1 $f17, (THREAD_FPU + 0x080)(thread); \
|
|
lwc1 $f18, (THREAD_FPU + 0x094)(thread); \
|
|
lwc1 $f19, (THREAD_FPU + 0x090)(thread); \
|
|
lwc1 $f20, (THREAD_FPU + 0x0a4)(thread); \
|
|
lwc1 $f21, (THREAD_FPU + 0x0a0)(thread); \
|
|
lwc1 $f22, (THREAD_FPU + 0x0b4)(thread); \
|
|
lwc1 $f23, (THREAD_FPU + 0x0b0)(thread); \
|
|
lwc1 $f24, (THREAD_FPU + 0x0c4)(thread); \
|
|
lwc1 $f25, (THREAD_FPU + 0x0c0)(thread); \
|
|
lwc1 $f26, (THREAD_FPU + 0x0d4)(thread); \
|
|
lwc1 $f27, (THREAD_FPU + 0x0d0)(thread); \
|
|
lwc1 $f28, (THREAD_FPU + 0x0e4)(thread); \
|
|
lwc1 $f29, (THREAD_FPU + 0x0e0)(thread); \
|
|
lwc1 $f30, (THREAD_FPU + 0x0f4)(thread); \
|
|
lwc1 $f31, (THREAD_FPU + 0x0f0)(thread); \
|
|
ctc1 tmp, fcr31
|
|
#else
|
|
#error "MIPS, but neither __MIPSEB__, nor __MIPSEL__???"
|
|
#endif
|
|
|
|
#define CPU_SAVE_NONSCRATCH(thread) \
|
|
sw s0, THREAD_REG16(thread); \
|
|
sw s1, THREAD_REG17(thread); \
|
|
sw s2, THREAD_REG18(thread); \
|
|
sw s3, THREAD_REG19(thread); \
|
|
sw s4, THREAD_REG20(thread); \
|
|
sw s5, THREAD_REG21(thread); \
|
|
sw s6, THREAD_REG22(thread); \
|
|
sw s7, THREAD_REG23(thread); \
|
|
sw sp, THREAD_REG29(thread); \
|
|
sw fp, THREAD_REG30(thread)
|
|
|
|
#define CPU_RESTORE_NONSCRATCH(thread) \
|
|
lw s0, THREAD_REG16(thread); \
|
|
lw s1, THREAD_REG17(thread); \
|
|
lw s2, THREAD_REG18(thread); \
|
|
lw s3, THREAD_REG19(thread); \
|
|
lw s4, THREAD_REG20(thread); \
|
|
lw s5, THREAD_REG21(thread); \
|
|
lw s6, THREAD_REG22(thread); \
|
|
lw s7, THREAD_REG23(thread); \
|
|
lw sp, THREAD_REG29(thread); \
|
|
lw fp, THREAD_REG30(thread); \
|
|
lw ra, THREAD_REG31(thread)
|
|
|
|
#endif /* _ASM_ASMMACRO_H */
|