Stephan Gerhold a758c0b65c feat(msm8916): allow booting secondary CPU cores ...

Add support for the PSCI CPU_ON call to allow booting secondary CPU
cores. On cold boot they need to be booted with a special register
sequence. Also, the "boot remapper" needs to be configured to point to
the BL31_BASE, so the CPUs actually start executing BL31 after reset.

Change-Id: I406c508070ccb046bfdefd51554f12e1db671fd4
Signed-off-by: Stephan Gerhold <stephan@gerhold.net>

2022-02-03 15:19:26 +01:00

..

aarch64

feat(msm8916): initial platform port

2022-02-03 11:56:22 +01:00

include

feat(msm8916): setup hardware for non-secure world

2022-02-03 15:19:26 +01:00

msm8916_bl31_setup.c

feat(msm8916): allow booting secondary CPU cores

2022-02-03 15:19:26 +01:00

msm8916_cpu_boot.c

feat(msm8916): allow booting secondary CPU cores

2022-02-03 15:19:26 +01:00

msm8916_gicv2.c

feat(msm8916): setup hardware for non-secure world

2022-02-03 15:19:26 +01:00

msm8916_gicv2.h

feat(msm8916): setup hardware for non-secure world

2022-02-03 15:19:26 +01:00

msm8916_pm.c

feat(msm8916): allow booting secondary CPU cores

2022-02-03 15:19:26 +01:00

msm8916_pm.h

feat(msm8916): allow booting secondary CPU cores

2022-02-03 15:19:26 +01:00

msm8916_topology.c

feat(msm8916): initial platform port

2022-02-03 11:56:22 +01:00

platform.mk

feat(msm8916): allow booting secondary CPU cores

2022-02-03 15:19:26 +01:00