forked from Openwrt-EcoNet/openwrt
Add dts fixes from linux-next. Two patches from the NSSCC series are still in -next did not yet land in mainline, as well as misc other DTS changes. Add them here. Signed-off-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Link: https://github.com/openwrt/openwrt/pull/18796 Signed-off-by: Robert Marko <robimarko@gmail.com>
69 lines
1.6 KiB
Diff
69 lines
1.6 KiB
Diff
From a7c88bc81632974c0708308493aefb1f871b65fa Mon Sep 17 00:00:00 2001
|
|
From: Md Sadre Alam <quic_mdalam@quicinc.com>
|
|
Date: Thu, 6 Mar 2025 17:03:56 +0530
|
|
Subject: [PATCH] arm64: dts: qcom: ipq9574: Enable SPI NAND for ipq9574
|
|
|
|
Enable SPI NAND support for ipq9574 SoC.
|
|
|
|
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
|
|
Signed-off-by: Md Sadre Alam <quic_mdalam@quicinc.com>
|
|
Link: https://lore.kernel.org/r/20250306113357.126602-3-quic_mdalam@quicinc.com
|
|
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
|
|
---
|
|
.../boot/dts/qcom/ipq9574-rdp-common.dtsi | 44 +++++++++++++++++++
|
|
1 file changed, 44 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq9574-rdp-common.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq9574-rdp-common.dtsi
|
|
@@ -146,6 +146,50 @@
|
|
drive-strength = <8>;
|
|
bias-pull-up;
|
|
};
|
|
+
|
|
+ qpic_snand_default_state: qpic-snand-default-state {
|
|
+ clock-pins {
|
|
+ pins = "gpio5";
|
|
+ function = "qspi_clk";
|
|
+ drive-strength = <8>;
|
|
+ bias-disable;
|
|
+ };
|
|
+
|
|
+ cs-pins {
|
|
+ pins = "gpio4";
|
|
+ function = "qspi_cs";
|
|
+ drive-strength = <8>;
|
|
+ bias-disable;
|
|
+ };
|
|
+
|
|
+ data-pins {
|
|
+ pins = "gpio0", "gpio1", "gpio2", "gpio3";
|
|
+ function = "qspi_data";
|
|
+ drive-strength = <8>;
|
|
+ bias-disable;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&qpic_bam {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&qpic_nand {
|
|
+ pinctrl-0 = <&qpic_snand_default_state>;
|
|
+ pinctrl-names = "default";
|
|
+
|
|
+ status = "okay";
|
|
+
|
|
+ flash@0 {
|
|
+ compatible = "spi-nand";
|
|
+ reg = <0>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+ nand-ecc-engine = <&qpic_nand>;
|
|
+ nand-ecc-strength = <4>;
|
|
+ nand-ecc-step-size = <512>;
|
|
+ };
|
|
};
|
|
|
|
&usb_0_dwc3 {
|