forked from Openwrt-EcoNet/openwrt
da2c83327f
Use latest patches sent upstream for review for IPQ5018 GE PHY support: - Move enablement of the LDO controller to the mdio-ipq4019 driver away from the CMN PLL driver - Remove the different patches to add CDT, MSE, AZ, and DAC support they are all contained in the upstreamed driver. Accordingly, also set the right property in the DTS for Linksys SPNMX56 to set the right DAC values to accommodate for the short cable length. Signed-off-by: George Moussalem <george.moussalem@outlook.com> Link: https://github.com/openwrt/openwrt/pull/18774 Signed-off-by: Robert Marko <robimarko@gmail.com>
44 lines
1.2 KiB
Diff
44 lines
1.2 KiB
Diff
From 1b625a37b96b0448aac126d7720eec38de8e5956 Mon Sep 17 00:00:00 2001
|
|
From: Ziyang Huang <hzyitc@outlook.com>
|
|
Date: Sun, 8 Sep 2024 16:40:11 +0800
|
|
Subject: [PATCH 2/2] arm64: dts: qcom: ipq5018: Add ethernet cmn node
|
|
|
|
Signed-off-by: Ziyang Huang <hzyitc@outlook.com>
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq5018.dtsi | 19 +++++++++++++++++++
|
|
1 file changed, 19 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq5018.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq5018.dtsi
|
|
@@ -16,6 +16,12 @@
|
|
#size-cells = <2>;
|
|
|
|
clocks {
|
|
+ cmn_pll_ref_clk: cmn-pll-ref-clk {
|
|
+ compatible = "fixed-clock";
|
|
+ clock-frequency = <96000000>;
|
|
+ #clock-cells = <0>;
|
|
+ };
|
|
+
|
|
sleep_clk: sleep-clk {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
@@ -182,6 +188,17 @@
|
|
status = "disabled";
|
|
};
|
|
|
|
+ cmn_pll: clock-controller@9b000 {
|
|
+ compatible = "qcom,ipq9574-cmn-pll";
|
|
+ reg = <0x0009b000 0x800>;
|
|
+ reg-names = "cmn";
|
|
+ clocks = <&cmn_pll_ref_clk>,
|
|
+ <&gcc GCC_CMN_BLK_AHB_CLK>,
|
|
+ <&gcc GCC_CMN_BLK_SYS_CLK>;
|
|
+ clock-names = "ref", "ahb", "sys";
|
|
+ #clock-cells = <1>;
|
|
+ };
|
|
+
|
|
qfprom: qfprom@a0000 {
|
|
compatible = "qcom,ipq5018-qfprom", "qcom,qfprom";
|
|
reg = <0x000a0000 0x1000>;
|