forked from Openwrt-EcoNet/openwrt
f9206d1111
Replace downstream files by patches, either backports of those which have already applied or pending patches tracked on patchwork. This is done to make future maintainance more easy. Signed-off-by: Daniel Golle <daniel@makrotopia.org>
63 lines
2.0 KiB
Diff
63 lines
2.0 KiB
Diff
From f07e0e093c42736df56f4830179c19f48f8b0725 Mon Sep 17 00:00:00 2001
|
|
From: Frank Wunderlich <frank-w@public-files.de>
|
|
Date: Tue, 17 Dec 2024 10:12:17 +0100
|
|
Subject: [PATCH 06/32] arm64: dts: mediatek: mt7988: Add lvts node
|
|
|
|
Add Low Voltage Thermal Sensor (LVTS) node for mt7988 SoC.
|
|
|
|
Signed-off-by: Frank Wunderlich <frank-w@public-files.de>
|
|
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
|
|
Link: https://lore.kernel.org/r/20241217091238.16032-4-linux@fw-web.de
|
|
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
|
|
---
|
|
arch/arm64/boot/dts/mediatek/mt7988a.dtsi | 17 +++++++++++++++++
|
|
1 file changed, 17 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/mediatek/mt7988a.dtsi
|
|
+++ b/arch/arm64/boot/dts/mediatek/mt7988a.dtsi
|
|
@@ -4,6 +4,7 @@
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/phy/phy.h>
|
|
#include <dt-bindings/pinctrl/mt65xx.h>
|
|
+#include <dt-bindings/reset/mediatek,mt7988-resets.h>
|
|
|
|
/ {
|
|
compatible = "mediatek,mt7988a";
|
|
@@ -97,6 +98,7 @@
|
|
compatible = "mediatek,mt7988-infracfg", "syscon";
|
|
reg = <0 0x10001000 0 0x1000>;
|
|
#clock-cells = <1>;
|
|
+ #reset-cells = <1>;
|
|
};
|
|
|
|
topckgen: clock-controller@1001b000 {
|
|
@@ -265,6 +267,17 @@
|
|
status = "disabled";
|
|
};
|
|
|
|
+ lvts: lvts@1100a000 {
|
|
+ compatible = "mediatek,mt7988-lvts-ap";
|
|
+ #thermal-sensor-cells = <1>;
|
|
+ reg = <0 0x1100a000 0 0x1000>;
|
|
+ clocks = <&infracfg CLK_INFRA_26M_THERM_SYSTEM>;
|
|
+ interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ resets = <&infracfg MT7988_INFRA_RST1_THERM_CTRL_SWRST>;
|
|
+ nvmem-cells = <&lvts_calibration>;
|
|
+ nvmem-cell-names = "lvts-calib-data-1";
|
|
+ };
|
|
+
|
|
usb@11190000 {
|
|
compatible = "mediatek,mt7988-xhci", "mediatek,mtk-xhci";
|
|
reg = <0 0x11190000 0 0x2e00>,
|
|
@@ -324,6 +337,10 @@
|
|
reg = <0 0x11f50000 0 0x1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
+
|
|
+ lvts_calibration: calib@918 {
|
|
+ reg = <0x918 0x28>;
|
|
+ };
|
|
};
|
|
|
|
clock-controller@15000000 {
|