forked from Openwrt/openwrt
b0d2b33e3c
patches: - remove patches from 6.7-6.12 that are now upstream. - refresh remaining patches - 502-6.13-arm64-dts-freescale-rename-gw7905-to-gw75xx.patch was misnamed as that patch went upstream in 6.12 and thus is also removed - 504-6.13-arm64-dts-imx-Add-i.MX8M-Plus-Gateworks-GW82XX-2X-support.patch was refreshed to the final version that was accepted upstream - 600-PCI-imx6-Start-link-at-max-gen-first-for-IMX8MM-and-IMX8MP.patch was removed while I investigate an upstream approach for the issue it was working around. configs: - config-6.12: unset new configs not needed for all cortexa7/a9/a53 - cortexa53/config-default: added new CONFIG_PCI_IMX6_HOST config for cortexA53 (IMX8M) Signed-off-by: Tim Harvey <tharvey@gateworks.com> Link: https://github.com/openwrt/openwrt/pull/19029 Signed-off-by: Nick Hainke <vincent@systemli.org>
37 lines
1.5 KiB
Diff
37 lines
1.5 KiB
Diff
From e6d8fd29bd3d796a00ff9b69f9fae011aec3cb40 Mon Sep 17 00:00:00 2001
|
|
From: Tim Harvey <tharvey@gateworks.com>
|
|
Date: Thu, 5 Sep 2024 11:32:28 -0700
|
|
Subject: [PATCH] arm64: dts: imx8mp-venice-gw74xx: add M2SKT_GPIO10 gpio
|
|
configuration
|
|
|
|
The GW74xx D revision has added a M2SKT_GPIO10 GPIO which routes to the
|
|
GPIO10 pin of the M.2 socket for compatibility with certain devices.
|
|
|
|
Add the iomux and a line name for this.
|
|
|
|
Signed-off-by: Tim Harvey <tharvey@gateworks.com>
|
|
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
|
|
---
|
|
arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts | 3 ++-
|
|
1 file changed, 2 insertions(+), 1 deletion(-)
|
|
|
|
--- a/arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts
|
|
+++ b/arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts
|
|
@@ -301,7 +301,7 @@
|
|
&gpio3 {
|
|
gpio-line-names =
|
|
"", "", "", "", "", "", "m2_rst", "",
|
|
- "", "", "", "", "", "", "", "",
|
|
+ "", "", "", "", "", "", "m2_gpio10", "",
|
|
"", "", "", "", "", "", "", "",
|
|
"", "", "", "", "", "", "", "";
|
|
};
|
|
@@ -818,6 +818,7 @@
|
|
MX8MP_IOMUXC_SD2_CMD__GPIO2_IO14 0x40000150 /* PCIE3_WDIS# */
|
|
MX8MP_IOMUXC_SD2_DATA3__GPIO2_IO18 0x40000150 /* PCIE2_WDIS# */
|
|
MX8MP_IOMUXC_NAND_DATA00__GPIO3_IO06 0x40000040 /* M2SKT_RST# */
|
|
+ MX8MP_IOMUXC_NAND_DQS__GPIO3_IO14 0x40000040 /* M2SKT_GPIO10 */
|
|
MX8MP_IOMUXC_SAI3_TXD__GPIO5_IO01 0x40000104 /* UART_TERM */
|
|
MX8MP_IOMUXC_SAI3_TXFS__GPIO4_IO31 0x40000104 /* UART_RS485 */
|
|
MX8MP_IOMUXC_SAI3_TXC__GPIO5_IO00 0x40000104 /* UART_HALF */
|