mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2025-04-23 08:35:48 +00:00
c057db94f8
Siflower SF21A6826/SF21H8898 are a family of RISC-V SoCs with: * Quad-core T-Head C908 (1.125G for SF21A6826, 1.25G for SF21H8898) * DDR3/DDR4 memory controller * 1 QSGMII 4x1G * 1 SGMII/2500Base-X 2.5G * 1 additional RGMII on SF21H8898 * Network offloading engine for L2 switching and L3 NAT * 2 PCIE Gen2 lanes, operating in either one PCIE Gen2x2 or two PCIE Gen2x1 mode * 1 USB2.0 Link: https://github.com/openwrt/openwrt/pull/17115 Signed-off-by: Chuanhong Guo <gch981213@gmail.com>
24 lines
741 B
Plaintext
24 lines
741 B
Plaintext
#include "sf21.dtsi"
|
|
/ {
|
|
compatible = "siflower,sf21a6826";
|
|
};
|
|
|
|
&cpus {
|
|
timebase-frequency = <1125000000>;
|
|
};
|
|
|
|
&topcrm {
|
|
assigned-clocks = <&topcrm CLK_CMNPLL_VCO>, <&topcrm CLK_PIC>, <&topcrm CLK_AXI>,
|
|
<&topcrm CLK_AHB>, <&topcrm CLK_APB>, <&topcrm CLK_UART>,
|
|
<&topcrm CLK_IRAM>, <&topcrm CLK_NPU>, <&topcrm CLK_ETHTSU>,
|
|
<&topcrm CLK_GMAC_BYP_REF>, <&topcrm CLK_USB>, <&topcrm CLK_USBPHY>,
|
|
<&topcrm CLK_SERDES_CSR>, <&topcrm CLK_CRYPT_CSR>, <&topcrm CLK_CRYPT_APP>,
|
|
<&topcrm CLK_IROM>;
|
|
assigned-clock-rates = <2250000000>, <562500000>, <375000000>,
|
|
<281250000>, <187500000>, <93750000>,
|
|
<562500000>, <562500000>, <93750000>,
|
|
<250000000>, <250000000>, <50000000>,
|
|
<93750000>, <75000000>, <375000000>,
|
|
<375000000>;
|
|
};
|