mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2024-11-22 04:56:15 +00:00
c0e50ebaf7
Use realtek,extif property instead of realtek,extif0 to extif2 by extending it with the cpu_port parameter. The extif number is automatically calculated based on cpu_port. Signed-off-by: Mieczyslaw Nalewaj <namiltd@yahoo.com> Link: https://github.com/openwrt/openwrt/pull/15749 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
95 lines
1.8 KiB
Plaintext
95 lines
1.8 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include <dt-bindings/leds/common.h>
|
|
|
|
#include "mt7620a_tplink_8m.dtsi"
|
|
|
|
/ {
|
|
compatible = "tplink,archer-c2-v1", "ralink,mt7620a-soc";
|
|
model = "TP-Link Archer C2 v1";
|
|
|
|
aliases {
|
|
led-boot = &led_wps;
|
|
led-failsafe = &led_wps;
|
|
led-running = &led_wps;
|
|
led-upgrade = &led_wps;
|
|
};
|
|
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led-0 {
|
|
function = LED_FUNCTION_LAN;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
led-1 {
|
|
function = LED_FUNCTION_USB;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
|
|
trigger-sources = <&ohci_port1>, <&ehci_port1>;
|
|
linux,default-trigger = "usbport";
|
|
};
|
|
|
|
led_wps: led-2 {
|
|
function = LED_FUNCTION_WPS;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
led-3 {
|
|
function = LED_FUNCTION_WAN;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
led-4 {
|
|
function = LED_FUNCTION_WLAN;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
gpios = <&gpio3 0 GPIO_ACTIVE_LOW>;
|
|
linux,default-trigger = "phy1tpt";
|
|
};
|
|
};
|
|
|
|
rtl8367rb {
|
|
compatible = "realtek,rtl8367b";
|
|
realtek,extif = <6 1 0 1 1 1 1 1 1 2>;
|
|
mii-bus = <&mdio0>;
|
|
};
|
|
};
|
|
|
|
&state_default {
|
|
gpio {
|
|
groups = "i2c", "uartf", "wled", "ephy", "spi refclk";
|
|
function = "gpio";
|
|
};
|
|
};
|
|
|
|
ðernet {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&rgmii1_pins &rgmii2_pins &mdio_pins>;
|
|
|
|
port@5 {
|
|
status = "okay";
|
|
mediatek,fixed-link = <1000 1 1 1>;
|
|
phy-mode = "rgmii";
|
|
};
|
|
|
|
mdio0: mdio-bus {
|
|
status = "okay";
|
|
};
|
|
};
|
|
|
|
|
|
&wmac {
|
|
nvmem-cells = <&eeprom_radio_0>, <&macaddr_rom_f100 0>;
|
|
nvmem-cell-names = "eeprom", "mac-address";
|
|
};
|
|
|
|
&wifi {
|
|
nvmem-cells = <&eeprom_radio_8000>, <&macaddr_rom_f100 (-1)>;
|
|
nvmem-cell-names = "eeprom", "mac-address";
|
|
};
|