0
0
mirror of https://git.openwrt.org/openwrt/openwrt.git synced 2024-11-24 14:06:15 +00:00
openwrt/target/linux/ath79/dts/ar7242_buffalo_wzr-hp-g450h.dts
Rosen Penev 0bed8fd50c ath79: apply qca,tx-gain-buffalo
It seems this was only used by one device in ar71xx. Might as well
reapply it.

Make use of the separate TX gain table for WZR-HP-G450H:
0f978bfaf2

Signed-off-by: Rosen Penev <rosenp@gmail.com>
Link: https://github.com/openwrt/openwrt/pull/15949
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
2024-10-19 17:30:50 +02:00

97 lines
1.6 KiB
Plaintext

// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
#include "ar7242_buffalo_wzr-bhr.dtsi"
/ {
compatible = "buffalo,wzr-hp-g450h", "qca,ar7242";
model = "Buffalo WZR-HP-G450H/WZR-450HP";
aliases {
label-mac-device = &eth0;
};
ath9k-leds {
compatible = "gpio-leds";
led_movie_engine {
label = "blue:movie_engine";
gpios = <&ath9k 13 GPIO_ACTIVE_LOW>;
};
router {
label = "green:router";
gpios = <&ath9k 14 GPIO_ACTIVE_LOW>;
};
wireless {
label = "green:wireless";
gpios = <&ath9k 15 GPIO_ACTIVE_LOW>;
linux,default-trigger = "phy0tpt";
};
};
};
&keys {
movie_engine {
label = "movie_engine";
linux,code = <BTN_6>;
linux,input-type = <EV_SW>;
gpios = <&gpio 7 GPIO_ACTIVE_HIGH>;
debounce-interval = <60>;
};
aoss {
label = "aoss";
linux,code = <KEY_WPS_BUTTON>;
gpios = <&gpio 8 GPIO_ACTIVE_LOW>;
debounce-interval = <60>;
};
router_off {
label = "router_off";
linux,code = <BTN_5>;
linux,input-type = <EV_SW>;
gpios = <&gpio 12 GPIO_ACTIVE_HIGH>;
debounce-interval = <60>;
};
};
&leds {
sec_vpn {
label = "orange:security";
gpios = <&gpio 13 GPIO_ACTIVE_LOW>;
};
};
&eth0 {
nvmem-cells = <&macaddr_art_1002>;
nvmem-cell-names = "mac-address";
};
&pcie {
status = "okay";
ath9k: wifi@0,0 {
compatible = "pci168c,0030";
reg = <0x0000 0 0 0 0>;
nvmem-cells = <&macaddr_art_1002>;
nvmem-cell-names = "mac-address";
qca,no-eeprom;
#gpio-cells = <2>;
gpio-controller;
qca,tx-gain-buffalo;
};
};
&art {
nvmem-layout {
compatible = "fixed-layout";
#address-cells = <1>;
#size-cells = <1>;
macaddr_art_1002: macaddr@1002 {
reg = <0x1002 0x6>;
};
};
};