mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2024-11-22 04:56:15 +00:00
9131cb44ff
Introduce EN7581 SoC support with currently rfb board supported. This is a new 64bit SoC from Airoha that is currently almost fully supported upstream with only the DTS missing. Setting source-only waiting for the full upstream support to be completed. Link: https://github.com/openwrt/openwrt/pull/16730 Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
34 lines
1.4 KiB
Diff
34 lines
1.4 KiB
Diff
From 2518b119639162251b6cc7195aec394930c1d867 Mon Sep 17 00:00:00 2001
|
|
From: Lorenzo Bianconi <lorenzo@kernel.org>
|
|
Date: Wed, 9 Oct 2024 00:21:47 +0200
|
|
Subject: [PATCH] net: airoha: Fix EGRESS_RATE_METER_EN_MASK definition
|
|
|
|
Fix typo in EGRESS_RATE_METER_EN_MASK mask definition. This bus in not
|
|
introducing any user visible problem since, even if we are setting
|
|
EGRESS_RATE_METER_EN_MASK bit in REG_EGRESS_RATE_METER_CFG register,
|
|
egress QoS metering is not supported yet since we are missing some other
|
|
hw configurations (e.g token bucket rate, token bucket size).
|
|
|
|
Introduced by commit 23020f049327 ("net: airoha: Introduce ethernet support
|
|
for EN7581 SoC")
|
|
|
|
Signed-off-by: Lorenzo Bianconi <lorenzo@kernel.org>
|
|
Reviewed-by: Simon Horman <horms@kernel.org>
|
|
Link: https://patch.msgid.link/20241009-airoha-fixes-v2-1-18af63ec19bf@kernel.org
|
|
Signed-off-by: Jakub Kicinski <kuba@kernel.org>
|
|
---
|
|
drivers/net/ethernet/mediatek/airoha_eth.c | 2 +-
|
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
|
|
|
--- a/drivers/net/ethernet/mediatek/airoha_eth.c
|
|
+++ b/drivers/net/ethernet/mediatek/airoha_eth.c
|
|
@@ -554,7 +554,7 @@
|
|
#define FWD_DSCP_LOW_THR_MASK GENMASK(17, 0)
|
|
|
|
#define REG_EGRESS_RATE_METER_CFG 0x100c
|
|
-#define EGRESS_RATE_METER_EN_MASK BIT(29)
|
|
+#define EGRESS_RATE_METER_EN_MASK BIT(31)
|
|
#define EGRESS_RATE_METER_EQ_RATE_EN_MASK BIT(17)
|
|
#define EGRESS_RATE_METER_WINDOW_SZ_MASK GENMASK(16, 12)
|
|
#define EGRESS_RATE_METER_TIMESLICE_MASK GENMASK(10, 0)
|