0
0
mirror of https://git.openwrt.org/openwrt/openwrt.git synced 2024-11-22 04:56:15 +00:00
openwrt/package/kernel/mt7621-qtn-rgmii/Makefile
Goetz Goerisch 3774f3272e treewide: rename ZyXEL to Zyxel
The company Zyxel rebranded some years ago.
Currently the casing is according to the old branding even
for newer devices which already use the new branding.

This commit aligns the casing of Zyxel everywhere.

Signed-off-by: Goetz Goerisch <ggoerisch@gmail.com>
Link: https://github.com/openwrt/openwrt/pull/15652
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
2024-08-25 15:08:25 +02:00

46 lines
1.2 KiB
Makefile

#
# Copyright (C) 2020 OpenWrt.org
#
# This is free software, licensed under the GNU General Public License v2.
# See /LICENSE for more information.
#
include $(TOPDIR)/rules.mk
include $(INCLUDE_DIR)/kernel.mk
PKG_NAME:=mt7621-qtn-rgmii
PKG_RELEASE:=1
PKG_LICENSE:=GPL-2.0
PKG_MAINTAINER:=Bjørn Mork <bjorn@mork.no>
include $(INCLUDE_DIR)/package.mk
define KernelPackage/mt7621-qtn-rgmii
SECTION:=kernel
SUBMENU:=Other modules
TITLE:=Enable RGMII connected Quantenna module on MT7621
DEPENDS:=@TARGET_ramips_mt7621
HIDDEN:=1
FILES:=$(PKG_BUILD_DIR)/mt7621-qtn-rgmii.ko
AUTOLOAD:=$(call AutoLoad,30,mt7621-qtn-rgmii,1)
endef
define KernelPackage/mt7621-qtn-rgmii/description
Enable RGMII connected Quantenna module on MT7621.
The Mitrastar designed Zyxel WAP6805 has a Quantenna QV840
module connected to the RGMII pins of the MT7621 SoC. For
unknown reasons, it is necessary to change the value of
the register at 0x1e110008 from default (usually 0xc000c)
to 0x9000c for this connection wo work.
This driver simply does that without much fuzz.
endef
define Build/Compile
$(KERNEL_MAKE) M=$(PKG_BUILD_DIR) modules
endef
$(eval $(call KernelPackage,mt7621-qtn-rgmii))