forked from Openwrt/openwrt
07bdc55515
This includes some driver changes and support for fixed cells layout. Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
63 lines
2.3 KiB
Diff
63 lines
2.3 KiB
Diff
From 30fd21cfb1e64ef20035559a8246f5fbf682c40e Mon Sep 17 00:00:00 2001
|
|
From: Cristian Ciocaltea <cristian.ciocaltea@collabora.com>
|
|
Date: Sun, 11 Jun 2023 15:03:14 +0100
|
|
Subject: [PATCH] nvmem: rockchip-otp: Generalize rockchip_otp_wait_status()
|
|
|
|
In preparation to support additional Rockchip OTP memory devices with
|
|
different register layout, generalize rockchip_otp_wait_status() to
|
|
accept a new parameter for specifying the offset of the status register.
|
|
|
|
Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@collabora.com>
|
|
Tested-by: Vincent Legoll <vincent.legoll@gmail.com>
|
|
Reviewed-by: Heiko Stuebner <heiko@sntech.de>
|
|
Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
|
|
Message-ID: <20230611140330.154222-11-srinivas.kandagatla@linaro.org>
|
|
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
|
|
---
|
|
drivers/nvmem/rockchip-otp.c | 11 ++++++-----
|
|
1 file changed, 6 insertions(+), 5 deletions(-)
|
|
|
|
--- a/drivers/nvmem/rockchip-otp.c
|
|
+++ b/drivers/nvmem/rockchip-otp.c
|
|
@@ -90,18 +90,19 @@ static int rockchip_otp_reset(struct roc
|
|
return 0;
|
|
}
|
|
|
|
-static int rockchip_otp_wait_status(struct rockchip_otp *otp, u32 flag)
|
|
+static int rockchip_otp_wait_status(struct rockchip_otp *otp,
|
|
+ unsigned int reg, u32 flag)
|
|
{
|
|
u32 status = 0;
|
|
int ret;
|
|
|
|
- ret = readl_poll_timeout_atomic(otp->base + OTPC_INT_STATUS, status,
|
|
+ ret = readl_poll_timeout_atomic(otp->base + reg, status,
|
|
(status & flag), 1, OTPC_TIMEOUT);
|
|
if (ret)
|
|
return ret;
|
|
|
|
/* clean int status */
|
|
- writel(flag, otp->base + OTPC_INT_STATUS);
|
|
+ writel(flag, otp->base + reg);
|
|
|
|
return 0;
|
|
}
|
|
@@ -123,7 +124,7 @@ static int rockchip_otp_ecc_enable(struc
|
|
|
|
writel(SBPI_ENABLE_MASK | SBPI_ENABLE, otp->base + OTPC_SBPI_CTRL);
|
|
|
|
- ret = rockchip_otp_wait_status(otp, OTPC_SBPI_DONE);
|
|
+ ret = rockchip_otp_wait_status(otp, OTPC_INT_STATUS, OTPC_SBPI_DONE);
|
|
if (ret < 0)
|
|
dev_err(otp->dev, "timeout during ecc_enable\n");
|
|
|
|
@@ -156,7 +157,7 @@ static int px30_otp_read(void *context,
|
|
otp->base + OTPC_USER_ADDR);
|
|
writel(OTPC_USER_FSM_ENABLE | OTPC_USER_FSM_ENABLE_MASK,
|
|
otp->base + OTPC_USER_ENABLE);
|
|
- ret = rockchip_otp_wait_status(otp, OTPC_USER_DONE);
|
|
+ ret = rockchip_otp_wait_status(otp, OTPC_INT_STATUS, OTPC_USER_DONE);
|
|
if (ret < 0) {
|
|
dev_err(otp->dev, "timeout during read setup\n");
|
|
goto read_end;
|