forked from Openwrt/openwrt
e3ddfcc70c
Initial conversion to new LED color/function format and drop label format where possible. The same label is composed at runtime. Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
183 lines
3.2 KiB
Plaintext
183 lines
3.2 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "qca956x.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/leds/common.h>
|
|
|
|
/ {
|
|
model = "NEC Aterm WG1200CR";
|
|
compatible = "nec,wg1200cr", "qca,qca9563";
|
|
|
|
aliases {
|
|
led-boot = &led_power_green;
|
|
led-failsafe = &led_power_red;
|
|
led-running = &led_power_green;
|
|
led-upgrade = &led_power_green;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
/* other LEDs are connected to ath10k (QCA9888) gpiochip */
|
|
|
|
led_power_green: power_green {
|
|
function = LED_FUNCTION_POWER;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
gpios = <&gpio 5 GPIO_ACTIVE_LOW>;
|
|
default-state = "on";
|
|
};
|
|
|
|
led_power_red: power_red {
|
|
function = LED_FUNCTION_POWER;
|
|
color = <LED_COLOR_ID_RED>;
|
|
gpios = <&gpio 6 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio 1 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
debounce-interval = <60>;
|
|
};
|
|
|
|
wps {
|
|
label = "wps";
|
|
gpios = <&gpio 2 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_WPS_BUTTON>;
|
|
debounce-interval = <60>;
|
|
};
|
|
|
|
bridge {
|
|
label = "br";
|
|
gpios = <&gpio 7 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_0>;
|
|
linux,input-type = <EV_SW>;
|
|
debounce-interval = <60>;
|
|
};
|
|
|
|
converter {
|
|
label = "cnv";
|
|
gpios = <&gpio 8 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_0>;
|
|
linux,input-type = <EV_SW>;
|
|
debounce-interval = <60>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&spi {
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <25000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x000000 0x040000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@40000 {
|
|
label = "devdata";
|
|
reg = <0x040000 0x010000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@50000 {
|
|
label = "devconf";
|
|
reg = <0x050000 0x010000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@60000 {
|
|
label = "misc";
|
|
reg = <0x060000 0x010000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@70000 {
|
|
label = "wifimngdata";
|
|
reg = <0x070000 0x010000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@80000 {
|
|
compatible = "seama";
|
|
label = "firmware";
|
|
reg = <0x080000 0x770000>;
|
|
};
|
|
|
|
partition@7f0000 {
|
|
label = "art";
|
|
reg = <0x7f0000 0x010000>;
|
|
read-only;
|
|
|
|
nvmem-layout {
|
|
compatible = "fixed-layout";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
precal_art_5000: pre-calibration@5000 {
|
|
reg = <0x5000 0x2f20>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&mdio0 {
|
|
status = "okay";
|
|
|
|
phy0: ethernet-phy@0 {
|
|
reg = <0>;
|
|
|
|
qca,ar8327-initvals = <
|
|
0x04 0x00000080 /* PORT0 PAD MODE CTRL */
|
|
0x50 0xcc35cc35 /* LED_CTRL0 */
|
|
0x54 0xca35ca35 /* LED_CTRL1 */
|
|
0x58 0xc935c935 /* LED_CTRL2 */
|
|
0x5c 0x03ffff00 /* LED_CTRL3 */
|
|
0x7c 0x0000007e /* PORT0_STATUS */
|
|
>;
|
|
};
|
|
};
|
|
|
|
ð0 {
|
|
status = "okay";
|
|
|
|
pll-data = <0x03000101 0x00000101 0x00001919>;
|
|
|
|
phy-mode = "sgmii";
|
|
phy-handle = <&phy0>;
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
|
|
wifi@0,0 {
|
|
compatible = "pci168c,0056";
|
|
reg = <0x0000 0 0 0 0>;
|
|
nvmem-cells = <&precal_art_5000>;
|
|
nvmem-cell-names = "pre-calibration";
|
|
};
|
|
};
|
|
|
|
&wmac {
|
|
status = "okay";
|
|
|
|
qca,no-eeprom;
|
|
};
|