daebf981fe
We need it to access NVRAM. Signed-off-by: Rafał Miłecki <zajec5@gmail.com> SVN-Revision: 49262
68 lines
1.7 KiB
Diff
68 lines
1.7 KiB
Diff
From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
|
|
Date: Wed, 27 Apr 2016 08:58:01 +0200
|
|
Subject: [PATCH] ARM: BCM5301X: Enable SPI-NOR on dual flash devices
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
Commit 1b47b98acce2 ("ARM: BCM5301X: Add DT entry for SPI controller and
|
|
NOR flash") enabled SPI-NOR device on routers using serial flash only.
|
|
However there are also devices with two flash memories:
|
|
1) Small SPI attached flash used mostly for booting
|
|
2) Bigger NAND used mostly for storing firmware
|
|
On such devices we still need SPI-NOR e.g. to access NVRAM data.
|
|
|
|
Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
|
|
---
|
|
|
|
--- a/arch/arm/boot/dts/bcm4708-buffalo-wzr-1750dhp.dts
|
|
+++ b/arch/arm/boot/dts/bcm4708-buffalo-wzr-1750dhp.dts
|
|
@@ -147,3 +147,7 @@
|
|
&usb3 {
|
|
vcc-gpio = <&chipcommon 10 GPIO_ACTIVE_LOW>;
|
|
};
|
|
+
|
|
+&spi_nor {
|
|
+ status = "okay";
|
|
+};
|
|
--- a/arch/arm/boot/dts/bcm4708-netgear-r6250.dts
|
|
+++ b/arch/arm/boot/dts/bcm4708-netgear-r6250.dts
|
|
@@ -90,3 +90,7 @@
|
|
&usb3 {
|
|
vcc-gpio = <&chipcommon 0 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
+
|
|
+&spi_nor {
|
|
+ status = "okay";
|
|
+};
|
|
--- a/arch/arm/boot/dts/bcm4708-netgear-r6300-v2.dts
|
|
+++ b/arch/arm/boot/dts/bcm4708-netgear-r6300-v2.dts
|
|
@@ -82,3 +82,7 @@
|
|
};
|
|
};
|
|
};
|
|
+
|
|
+&spi_nor {
|
|
+ status = "okay";
|
|
+};
|
|
--- a/arch/arm/boot/dts/bcm4709-buffalo-wxr-1900dhp.dts
|
|
+++ b/arch/arm/boot/dts/bcm4709-buffalo-wxr-1900dhp.dts
|
|
@@ -131,3 +131,7 @@
|
|
&usb2 {
|
|
vcc-gpio = <&chipcommon 13 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
+
|
|
+&spi_nor {
|
|
+ status = "okay";
|
|
+};
|
|
--- a/arch/arm/boot/dts/bcm47094-dlink-dir-885l.dts
|
|
+++ b/arch/arm/boot/dts/bcm47094-dlink-dir-885l.dts
|
|
@@ -113,3 +113,7 @@
|
|
&usb3 {
|
|
vcc-gpio = <&chipcommon 18 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
+
|
|
+&spi_nor {
|
|
+ status = "okay";
|
|
+};
|