d64669011b
Add DT bindings for the Xilinx ZynqMP PHY. ZynqMP SoCs have a High Speed Processing System Gigabit Transceiver which provides PHY capabilities to USB, SATA, PCIE, Display Port and Ehernet SGMII controllers. Signed-off-by: Anurag Kumar Vulisha <anurag.kumar.vulisha@xilinx.com> Signed-off-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20200629120054.29338-2-laurent.pinchart@ideasonboard.com Signed-off-by: Vinod Koul <vkoul@kernel.org>
24 lines
530 B
C
24 lines
530 B
C
/*
|
|
*
|
|
* This header provides constants for the phy framework
|
|
*
|
|
* Copyright (C) 2014 STMicroelectronics
|
|
* Author: Gabriel Fernandez <gabriel.fernandez@st.com>
|
|
* License terms: GNU General Public License (GPL), version 2
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_PHY
|
|
#define _DT_BINDINGS_PHY
|
|
|
|
#define PHY_NONE 0
|
|
#define PHY_TYPE_SATA 1
|
|
#define PHY_TYPE_PCIE 2
|
|
#define PHY_TYPE_USB2 3
|
|
#define PHY_TYPE_USB3 4
|
|
#define PHY_TYPE_UFS 5
|
|
#define PHY_TYPE_DP 6
|
|
#define PHY_TYPE_XPCS 7
|
|
#define PHY_TYPE_SGMII 8
|
|
|
|
#endif /* _DT_BINDINGS_PHY */
|